Reliability-centric hardware/software co-design

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2005, Pages 375-380

  Tosun, S ^a   Mansouri, N ^a   Arvas, E ^a   Kandemir, M ^b   Xie, Y ^b   Hung, W L ^b  

^a SYRACUSE UNIVERSITY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CO-DESIGNS; CODESIGN METHOD; COMPONENT LIBRARIES; EXPERIMENTAL EVALUATION; HARDWARE/SOFTWARE CO-DESIGN;

HARDWARE; RELIABILITY;

DESIGN;

EID: 60549085089     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2005.104     Document Type: Conference Paper

References (16)

1. B. Dave and N. K. Jha, "COFTA: Hardware-software cosynthesis of heterogeneous distributed embedded systems for low overhead fault tolerance," IEEE Trans. on Computers, vol. 48, Apr. 1999.
2. C. Bolchini, L. Pomante, F. Salice, and D. Sciuto, "Reliability Properties Assessment at System Level: a Co-design Framework", Online Testing Workshop, 2001.
3. C. Bolchini, L. Pomante, F. Salice, and D. Sciuto, "A System Level Approach in Design Dual-Duplex Fault Tolerant Embedded Systems", Online Testing Workshop, 2002.
4. F. Vargas, E. Bezerra, L. Wulff, and D. Barros Jr., "Optimizing HW/SW Co-design towards Reliability for Critical-Application Systems", Asian Test Symposium, 1998.
5. J. F. Ziegler et al, "IBM experiments in soft fails in computer electronics (1978-1994)", IBM Journal of Research and Development, 1996.
6. A. Kalavade and E. A. Lee, "The extended partitioning problem: hardware/software mapping and implementation-bin selection", Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, 1995
7. W. H. Wolf, "An Architectural Co-Synthesis Algorithm for Distributed, Embedded Computing Systems", IEEE Trans. on VLSI, 5(2):218-229, June 1997.
8. Y. Xie and W. Wolf, "Co-synthesis with custom ASICs", Proceedings of the 2000 conference on Asia South Pacific Design Automation, 2000.
9. W. Fornaciari, P. Gubian, D. Sciuto, and C. Silvano, "Power estimation of embedded systems: a hardware/software co-design approach", IEEE Trans. on VLSI, 1998.
10. R. Dick and N. K. Jha, "MOGAC: A multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems", Proceedings of ICCAD, pp. 522-529, Now. 1997.
11. S. Prakash and A. Parker, "SOS: Synthesis of application specific heterogeneous multiprocessor systems", Proceedings of the 34th ACM/IEEE DAC, pp. 703-708, June 1992.
12. W. Wolf and J. Staunstrup, Hardware/Software Co-design Principles and Practice, Kluwer Academic Publisher, 1997.
13. A. Orailoglu and R. Karri, "A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics", VLSI Signal Processing V, 1992.
14. R. Huang, M. R. Lyu, and K. Kanoun, "Simulation Techniques for Component-Based Software Reliability Modeling with Project Application," in Proceedings of International Symposium on Information Systems and Engineering, June 2001.
15. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.
16. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: task graphs for free", Proceedings of the 6th international workshop on Hardware/software co-design, 1998.