Reliability properties assessment at system level: A co-design framework

Proceedings - 7th International On-Line Testing Workshop, IOLTW 2001

Volumn 2001-January, Issue , 2001, Pages 165-171

  Bolchini, C ^a   Pomante, L ^a   Salice, F ^a   Sciuto, D ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE-SOFTWARE CODESIGN; SPECIFICATIONS;

CO-DESIGNS; DESIGN METHODOLOGY; HW/SW CO-DESIGNS; OPERATIONAL LIFE; RELIABILITY PROPERTIES; SYSTEM LEVELS; SYSTEM PARTITIONING; SYSTEM SPECIFICATION;

DESIGN;

EID: 35148887860     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OLT.2001.937837     Document Type: Conference Paper

References (19)

1. N.K. Jha, Wang, "Design and Synthesis of Self-Checking VLSI Circuits," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 12, No. 6, pp. 879-887, June 1993.
2. D.K. Pradhan, editor. Fault Tolerant computing, Theory and Techniques, Vol. 1. Prentice Hall, Englewood Cliffs, NJ, U.S.A., 1986.
3. F.F. Sellers, M.Y. Hsiao, L.W. Bearnson, Error Detecting Logic for Digital Computers New York, McGraw-Hill, 1986.
4. J.E. Smith, "A theory of Self-Checking System Design," IEEE Trans. on Computers, vol. C-32, No. 9, pp. 831-844, Sep. 1983.
5. L. Pomante. System Level Concurrent Error Detection, Technical report RT-00003. Cefriel-Politecnico di Milano.
6. M. Blum, H. Wasserman, "Reflections on the Pentium division bug," IEEE Trans. on Computers, Vol.: 45, no. 4, April 1996, pp. 385-393.
7. D.C. Shreve, D.J. Mellema, C.B. Boettcher, "Real-time checkers: built-in-test for mission-critical software," AIAA/IEEE 16th Digital Avionics Systems Conf., 1997, vol. 1, pp. 1.4-1.8.
8. H. Wasserman, M. Blum, "Software reliability via run-time result checking," Journal of the ACM, 44(6): 826-849, Nov. 1997.
9. Z. Alkhalifa, V.S.S. Nair, N. Krishnamurthy, J.A. Abraham, "Design and evaluation of system-level checks for on-line control flow error detection," IEEE Trans. on Parallel and Distributed Systems, Vol. 10, no. 6, June 1999, pp. 627-641.
10. G.A. Kanawati, V.S.S. Nair, N. Krishnamurthy, J.A. Abraham, "Evaluation of integrated system-level checks for online error detection," Proc. of IEEE Int. Computer Performance and Dependability Symposium, 1996, pp. 92-301.
11. F. Rashid, K.K. Saluja, P. Ramanathan, "Fault tolerance through re-execution in multiscalar architectures," Proc. Int. Conf. on Dependable Systems and Networks, 2000. pp. 482-491.
12. th Int. On-Line Testing Workshop, 2001.
13. A. Allara, W. Fornaciari, F. Salice, D. Sciuto, "A Model for System Level Timed Analysis and Profiling," Proc. IEEE Design Automation and Test in Europe '98, 1998, pp 204-210.
14. Intel, Embedded Ultra Low Power Intel 486T GX Processor Datasheet, http://developer.intel.com/design/intarch/DATASHTS/.272755. HTM.
15. SGS-Thompson Microelectronics Limited, OCCAM 2.1 Reference Manual, May 1995.
16. Synopsys Inc., CoWare Inc., Frontier Design Inc. SystemC vol. 1 User's Guide.
17. A. Allara, S. Filipponi, W. Fornaciari, F. Salice, D. Sciuto, "A Flexible Model for Evaluating the Behaviour of Hardware/Software Systems," Proc. Codes/Cashe '97, Brunschweig, Germany, 1997.
18. P. Eles, Z. Peng, K. Kuchcinski, A. Doboli, "Performance Guided System Level Hardware/Software Partitioning with Iterative Improvement Heuristics", Res. Rep. LiTH-IDA-R-95-26, Dep. of Comp. Inf. Science, Linköping University, 1995.
19. A. Kalavade, E.A. Lee, "A Global Criticality/Local Phase Driven Algorithm for the Constrained Hardware/Software Partitioning Problem", Proc. of Third International Workshop on Hardware/Software Codesign, 1994, 42-48.