Power estimation and power measurement of Xilinx Virtex FPGAs: Trade-offs and limitations

Proceedings - 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003

Volumn , Issue , 2003, Pages 283-288

  Becker, J ^a   Huebner, M ^a   Ullmann, M ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

Energy consumption; Field programmable gate arrays; Frequency; Hardware; Joining processes; Mobile communication; Mobile computing; Power measurement; Power supplies; Runtime

Indexed keywords

COMMERCE; COMPUTER HARDWARE; DYNAMIC MODELS; ECONOMIC AND SOCIAL EFFECTS; ELECTRIC POWER MEASUREMENT; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; INTEGRATED CIRCUITS; MOBILE COMPUTING; MOBILE TELECOMMUNICATION SYSTEMS; STRUCTURAL DESIGN; SYSTEMS ANALYSIS;

FREQUENCY; JOINING PROCESS; MOBILE COMMUNICATIONS; POWER SUPPLY; RUNTIMES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84856158003     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2003.1232842     Document Type: Conference Paper

References (21)

1. S. Bilavarn, G. Gogniat, J. L. Philippe; "Area Time Power Estimation for FPGA Based Designs at a Behavioral Level"; ICECS, Beyrouth, December 2000, Kaslik, Lebanon.
2. E. Boemo, G. Gonzzález de Rivera, S. López-Buedo, and J. M. Meneses. "Some notes on power management on FPGA-based systems.", In W. Moore and W. Luk, editors, Field-Programmable Logic and Applications, pages 149-157, Oxford, England, August 1995. Springer.
3. M. Bühler, M. Papesch, K. Kapp, U. G. Baitinger, "Efficient switching activity simulation under a real delay model using a bitparallel approach", Proceedings of the conference on Design, automation and test in Europe January 1999.
4. A. Lesea, M. Alexander, "Powering Xilinx FPGAs", http://www.xilinx.com/xapp/xapp158.pdf, XILINX.COM
5. F. Najm, "Transition density: a new measure of activity in digital circuits", IEEE Transactions on Computer-Aided Design, vol. 12, no. 2, pp. 310-323, February 1993
6. Timothy Osmulski, Jeffrey T. Muehring, Brian Veale, Jack M. West, Hongping Li,Sirirut Vanichayobon, Seok-Hyun Ko, John K. Antonio, and Sudarshan K. Dhall; "A Probabilistic Power Prediction Tool for the Xilinx 4000-Series FPGA"; 5th International Workshop on Embedded/Distributed HPC Systems and Applications (EHPC 2000)
7. K. Poon, A. Yan, S.J.E. Wilton, "A Flexible Power Model for FPGAs", 12th International Conference on Field-Programmable Logic and Applications, Sept 2002
8. Kara K.W. Poon, "Power Estimation for Field-Programmable Gate Arrays", Master of Applied Science Dissertation, University of British Columbia, 2002
9. L. Shang, and N. K. Jha "High-level power modeling of CPLDs and FPGAs", in IEEE Proceedings of International Conference on Computer Design (ICCD), Sep. 2001 pp. 46-51.
10. Li Shang, Alireza Kaviani and K. Bathala, "Dynamic Power Consumption in Virtex-II FPGA Family", International Symposium on Field-Programmable Gate Arrays (FPGA'2002), Monterey, CA, Feb. 2002, pp. 157-164.
11. Brian Frank Veale, "Study of Power Consumption for High-Performance Reconfigurable Computing Architectures", Master Thesis, Texas Tech University, August 1999.
12. Y. Ha, B. Mei, P. Schaumont, S.Vernalde, R. Lauwereins, H. De Man; "Development of a Design Framework for Platform- Independent Networked Reconfiguration of Software and Hardware"; Proc. 11th Int'l Conference on Field Programmable Logic and Applications, Belfast, Ireland, 2001.
13. J.-Y. Mignolet, S. Vernalde, D. Verkest, R. Lauwereins: "Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances"; Int'l. Conf. on Engineering of Reconfigurable Systems and Algorithms; June 25-27, Las Vegas, USA
14. Z.-H. Wang, E.-C. Liu, J. Lai and T.-C. Wang, "Power Minimization in LUT-Based FPGA Technology Mapping", Proceedings of Aisa and South Pacific Design Automation Conference (ASP-DAC), pp. 635-640, 2001.
15. K. Weiss, C. Oetker, I,. Katchan, T. Steckstor, and W. Rosenstiel. "Power estimation approach for SRAM-based FPGAs", in International Symposium on Field-Programmable Gate Arrays, pages 195-2002, Monterey, CA, 2000.
16. http://www.arl.wustl.edu/arl/projects/fpx/parbit/
17. www.xilinx.com
18. http://www.x2e.de/virtex/virtex-x2e.html
19. http://www.xilinx.com/xapp/xapp151.pdf
20. http://www.xilinx.com/publications/products/software/xc-pdf/xc-xpower.pdf
21. http://www.xilinx.com/support/techsup/powerest/virtex-power-estimator-v16.xls