SRAM cell stability: A dynamic perspective

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 2, 2009, Pages 609-619

  Sharifkhani, Mohammad ^a   Sachdev, Manoj ^b  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

^b UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Data stability; Dynamic data stability; Non linear circuit; SRAM; SRAM cell

Indexed keywords

CELLS; CMOS INTEGRATED CIRCUITS; CYTOLOGY; GRAPH THEORY; STABILITY; STATIC RANDOM ACCESS STORAGE; SYSTEM STABILITY; SYSTEMS ENGINEERING;

DATA STABILITY; DYNAMIC DATA STABILITY; NON-LINEAR CIRCUIT; SRAM; SRAM CELL;

STABILITY CRITERIA;

EID: 59349121422     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2010818     Document Type: Article

References (20)

1. C. F. Hill, "Noise margin and noise immunity in logic circuits," Microelectron., pp. 16-21, 1968.
2. J. Lohstroh, "Static and dynamic noise margins of logic circuits," IEEE J. Solid-State Circuits, vol. SC-14, pp. 591-598, 1979.
3. J. Lohstroh, E. Seevinck, and J. D. Groot, "Worst-case static noise margin criteria for logic circuits and their mathematical equivalence," IEEE J. Solid-State Circuits, vol. SC-18, pp. 803-807, 1983.
4. E. Seevinck, F. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SC-22, pp. 748-754, 1987.
5. A. Bhavnagarwala, X. Tang, and J. Meindl, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," IEEE J. Solid-State Circuits, vol. 36, pp. 657-665, 2001.
6. J. Rabaey, A. Chandrakasan, and B. Nicotic, Digital Integrated Circuits a Design Perspective, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2003.
7. K. Itoh, VLSI Memory Chip Design. New York: Springer-Verlag, 2001.
8. K. Takeda, Y. Hagihara, Y. Aimoto, M. Nomura, Y. Nakazawa, T. Ishii, and H. Kobatake, "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 113-121, Jan. 2006.
9. M. Sharifkhani and M. Sachdev, "Segmented virtual ground architecture for low-power embedded SRAM," IEEE Trans. VLSI, vol. 15, pp. 196-205, Feb. 2007.
10. M. Sharifkhani, S. Jahinnuzaman, and M. Sachdev, "Dynamic data stability in low-power SRAM design," in Proc. IEEE Custom Integrated Circuit Conf. (CICC), Sep. 2007, pp. 237-240.
11. M. Khellah et al., "Wordline and bitline pulsing schemes for improving SRAM cell stability in low-Vcc 65 nm CMOS designs," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 9-10.
12. M. Pilo et al., "An SRAM design in 65 nm and 45 nm technology nodes featuring read and write-assist circuits to expand operating voltage," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 15-17.
13. M. Sharifkhani, S. Jahinnuzaman, and M. Sachdev, "Dynamic data stability in SRAM cells and its implications on data stability tests," in Proc. IEEE Int. Workshop on Memory Technology, Design, and Testing (IEEE MTDT'06), Aug. 2006, pp. 55-64.
14. S. Cosemans, W. Dehaene, and F. Catthoor, "A low-power embedded SRAM for wireless applications," IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1607-1617, Jul. 2007.
15. H. Veendrick, "The behavior of flip-flops used as synchronizers and prediction of their failure rate," IEEE J. Solid-State Circuits, vol. SC-15, pp. 169-176, Apr. 1980.
16. H. K. Khalil, Nonlinear Systems, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 1996.
17. M. Matsumiya et al., "A 15-ns 16-Mb CMOS SRAM with interdigitated bit-line architecture," IEEE J. Solid-State Circuits, vol. 27, pp. 1497-1503, 1992.
18. T. Wada, S. Rajan, and S. Przybylski, "An analytical access time model for on-chip cache memories," IEEE J. Solid-State Circuits, vol. 27, pp. 1147-1156, 1992.
19. V. A. Pliss, Nonlocal Problems of the Theory of Oscillations. Boston, MA: Academic Press, 1966.
20. M. Sharifkhani and M. Sachdev, "An energy efficient 40 Kb SRAM module with extended read/write noise margin in 0.13 μm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 2, Feb. 2009.