Fast low power eDRAM hierarchical differential sense amplifier

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 2, 2009, Pages 631-641

  Schuster, Stanley E ^a   Matick, Richard E ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Differential sensing; EDRAM; Floating body effects; Global bit lines; Global sense amplifier; Hierarchical bit line; Hierarchical differential sensing; Local bit lines; Local sense amplifier; Low active power; Low power; One half Vdd sensing; Reference V sensing

Indexed keywords

BIOLOGICAL RADIATION EFFECTS; BODIES OF REVOLUTION; SIGNAL ANALYSIS;

DIFFERENTIAL SENSING; EDRAM; FLOATING BODY EFFECTS; GLOBAL BIT LINES; GLOBAL SENSE AMPLIFIER; HIERARCHICAL BIT LINE; HIERARCHICAL DIFFERENTIAL SENSING; LOCAL BIT LINES; LOCAL SENSE AMPLIFIER; LOW ACTIVE POWER; LOW POWER; ONE-HALF VDD SENSING; REFERENCE V SENSING;

STATIC RANDOM ACCESS STORAGE;

EID: 59349093071     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2010811     Document Type: Article

References (10)

1. R. E. Matick and S. E. Schuster, "Origins, brief history and rationale for logic-based embedded DRAM eDRAM in IBM," IBM J. Res. Devel., vol. 49, no. 1, Jan. 2005.
2. S. S. Iyer, J. E. Barth, Jr., P. C. Parries, J. P. Norum, J. P. Rice, L. R. Logan, and D. Hoyniak, "Embedded DRAM technology platform for the Blue Gene/L chip," IBM J. Res. Devei, vol. 49, no. 2/3, Mar./May 2005.
3. J. Barth, W. Reohr, P. Parries, G. Fredeman, J. Goltz, S. Schuster, R. Matick, H. Hunter, C. Tanner, J. Harig, B. Kahn, J. Griesemer, R. Havreluk, K. Yanagisawa, T. Kirihata, and S. Iyer, "A 500 MHz random cycle, 1.5 ns latency, SOI embedded DRAM macro featuring a three-transistor micro sense amplifier," in IEEE ISSCC, 2007.
4. B. El-Kareh, G. B. Broner, and S. E. Schuster, "The evolution of DRAM cell technology," Solid State Technol Mag., vol. 40, no. 5, May 1997.
5. B. Prince, High Performance Memories; New Architecture DRAMs and SRAMs-Evolution and Function. New York: Wiley, 1999.
6. R. Matick and S. Schuster, "DRAM hierarchical data path," U.S. Patent 7,289,369, Oct. 30, 2007.
7. 2 high performance 65 nm SOI based embedded DRAM for on-processor applications," in IEDM Tech. Dig., 2006.
8. Y. Nakagome, M. Horiguchi, T. Kawahare, and K. Itoh, "Review and future prospects of low-voltage RAM circuits," IBM J. Res. Devel., vol. 47, no. 5/6, pp. 525-552, Sep./Nov. 2003.
9. T. Sekiguchi, K. Itoh, T. Takahashi, M. Sugaya, H. Fujisawa, M. Nakamura, K. Kajigaya, and K. Kimura, "A low-impedance open-bitline array for multigigabit DRAM," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 487-498, Apr. 2002.
10. K. Bernstein and N. J. Rohrer, SOI Circuit Design Concepts. Boston, MA: Kluwer Academic, 2000.