Combined CAVLC decoder, inverse quantizer, and transform kernel in compact H.264/AVC decoder

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 19, Issue 1, 2009, Pages 53-62

  Chao, Yi Chih ^a   Wei, Shih Tse ^a   Liu, Bin Da ^a   Yang, Jar Ferr ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

H264 AVC; Residue decoder; VLSI

Indexed keywords

FOURIER TRANSFORMS; MATHEMATICAL TRANSFORMATIONS; MOTION COMPENSATION; MOTION PICTURE EXPERTS GROUP STANDARDS;

GATE COUNTS; H264/AVC; HADAMARD TRANSFORM (HT); INTEGER TRANSFORMS; INVERSE TRANSFORMS; KERNEL ARCHITECTURE; OPERATION SPEEDS; QUANTIZER; RESIDUE DECODER; SIMULATION RESULTS; TIME REQUIREMENTS; TRANSFORM KERNEL; VARIABLE LENGTHS; VLSI; WORST CASE;

DECODING;

EID: 58449129474     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2008.2009251     Document Type: Article

References (24)

1. Advanced Video Coding, ITU-T Rec. H.264/ISO/IEC 11496-10, 2003, Final Committee Draft, Doc. JVTG050.
2. T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. K. Luthra, "Overview of the H.264/AVC video coding standard," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 560-576, Jul. 2003.
3. I. E. G. Richardson, H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia. Chichester, U.K.: Wiley, 2003.
4. D. Wu, W. Gao, M. Z. Hu, and Z. Z. Ji, "A VLSI architecture design of CAVLC decoder," in Proc. IEEE Int. Conf. ASIC, Oct. 2003, pp. 692-695.
5. J. Nikara, S. Vassiliadis, J. Takala, and P. Liuha, "Multiple-symbol parallel decoding for variable length codes," IEEE Trans. Very Large-Scale Integr. (VLSI) Syst., vol. 12, no. 7, pp. 676-685, Jul. 2004.
6. G. S. Yu and T. S. Chang, "A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264," in Proc. IEEE ISCAS, May 2006, pp. 1240-1243.
7. Y. N. Wen, G. L. Wu, S. J. Chen, and Y. H. Hu, "Multiple-symbol parallel CAVLC decoder for H.264/AVC," in Proc. IEEE APCCAS, Dec. 2006, pp. 1240-1243.
8. T. H. Tsa, D. L. Fang, and Y. N. Pan, "A hybrid CAVLD architecture design with low complexity and low power considerations," in Proc. IEEE ICME, Jul. 2007, pp. 1910-1913.
9. H. C. Chang, C. C. Lin, and J. I. Guo, "A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding," in Proc. IEEE ISCAS, May 2005, pp. 6110-6112.
10. Y. H. Moon, G. Y. Kim, and J. H. Kim, "An efficient decoding of CAVLC in H.264/AVC video coding standard," IEEE Trans. Consum. Electron., vol. 51, no. 8, pp. 933-938, Aug. 2005.
11. Y. H. Kim, Y. J. Yoo, J. Shin, B. Choi, and J. Paik, "Memory- efficient H.264/AVC CAVLC for fast decoding," IEEE Trans. Consum. Electron., vol. 52, no. 8, pp. 943-952, Aug. 2006.
12. S. Y. Tseng and T. W. Hsieh, "A pattern-search method for H.264/AVC CAVLC decoding," in Proc. IEEE ICME, Jul. 2006, pp. 1073-1076.
13. Y. M. Lin and P. Y. Chen, "An efficient implementation of CAVLC for H.264/AVC," in Proc. IEEE ICICIC, Aug. 2006, pp. 601-604.
14. H. Y. Lin, Y. H. Lu, B. D. Liu, and J. F. Yang, "Low power design of H.264 CAVLC decoder," in Proc. IEEE ISCAS, May 2006, pp. 2689-2692.
15. H. Y. Lin, Y. H. Lu, B. D. Liu, and J. F. Yang, "A highly efficient VLSI architecture for H.264/AVC CAVLC decoder," IEEE Trans. Multimedia, vol. 10, no. 1, pp. 31-42, Jan. 2008.
16. M. Alle, J. Biswas, and S. K. Nandy, "High performance VLSI architecture design for H.264 CAVLC decoder," in Proc. IEEE ASAP, Sep. 2006, pp. 317-322.
17. L. Z. Liu, L. Qiu, M. T. Rong, and L. Jiang, "A 2-D forward/inverse integer transform processor of H.264 based on highly-parallel architecture," in Proc. IEEE IWSOC, Jul. 2004, pp. 158-161.
18. T. C. Wang, Y. W. Huang, H. C. Fang, and L. G. Chen, "Parallel 4 × 4 2-D transform and inverse transform architecture for MPEG-4 AVC/H. 264," in Proc. IEEE ISCAS, May 2003, pp. 800-803.
19. R. Kordasiewicz and S. Shirani, "Hardware implementation of the optimized transform and quantization blocks of H.264," in Proc. IEEE CCECE, May 2004, pp. 943-946.
20. Z. Y. Cheng, C. H. Chen, B. D. Liu, and J. F. Yang, "High throughput 2-D transform architectures for H.264 advanced video coders," in Proc. IEEE APCCAS, Dec. 2004, pp. 1141-1144.
21. H. Y. Lin, Y. C. Chao, C. H. Chen, B. D. Liu, and J. F. Yang, "Combined 2-D transform and quantization architectures for H.264 video coders," in Proc. IEEE ISCAS, May 2005, pp. 1802-1805.
22. C. P. Fan, "Fast 2-dimensional 4 × 4 forward integer transform implementation for H.264/AVC," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 3, pp. 174-177, Mar. 2006.
23. L. Agostini, R. Porto, J. Guntzel, and I. S. Silva, "High throughput multitransform and multiparallelism IP for H.264/AVC video compression standard," in Proc. IEEE ISCAS, May 2006, pp. 5419-5422.
24. K. H. Chen, J. I. Guo, and J. S. Wang, "A high-performance direct 2-D transform coding IP design for MPEG-4AVC/H.264," IEEE Trans. Circuits Syst. Video Technol., vol. 16, pp. 472-483, Aug. 2006.