Low power design of H.264 CAVLC decoder

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 2689-2692

  Lin, Heng Yao ^a   Lu, Ying Hong ^a   Liu, Bin Da ^a   Yang, Jar Ferr ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ELECTRIC POWER UTILIZATION; REAL TIME SYSTEMS; SIGNAL ENCODING; THROUGHPUT; TREES (MATHEMATICS);

CAVLC DECODERS; DECODING ALGORITHMS; HUFFMAN CODING TREE; LOW POWER DESIGN;

DECODING;

EID: 34247270435     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003.
2. S. M. Lei and M. T. Sun, "An entropy coding system for digital HDTV applications," IEEE Trans. Circuits Syst. Video Technol., vol. 1, pp. 147-155, Mar. 1991.
3. B. J. Shieh, Y. S. Lee, and C. Y. Lee, "A new approach of group-based VLC Codec system with full table programmability," IEEE Trans. Circuits Syst. Video Technol., vol. 11, pp. 210-221, Feb. 2001.
4. R. Hashemian, "Design and hardware implementation of a memory efficient Huffman decoding," IEEE Trans. Consumer Electron., vol. 40, pp. 345-352, Aug. 1994.
5. J. Nikara, S. Vassiliadis, J. Takala, P. Liuha, "Multiple-symbol parallel decoding for variable length codes," IEEE Trans. VLSI Syst., vol. 12, pp. 676-685, July 2004.
6. H. Y. Kang, K. A. Jeong, J. Y. Bae, Y. S. Lee, and S. H. Lee, "MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller," in Proc. IEEE ISCAS 2004. May 2004, pp. 23-26.
7. S. H. Wang, W. H. Peng, Y. He, g. y. Lin, C. Y. Lin, S. C. Chang, C. N. Wang, and P. Chiang, "A platform-based MPEG-4 advanced video coding (AVC) decoder with block level pipelining," in Proc. IEEE ICICS, Dec. 2003, pp. 51-55.
8. D. Wu, W. Gao, M. Hu, and Z. Ji, "A VLSI architecture design of CAVLC decoder," in Proc. IEEE Int. Conf. ASIC, Oct. 2003, vol. 2, pp. 21-24.
9. H. C. Chang, C. C. Lin, and J. I. Guo, "A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding," in Proc. IEEE ISCAS, May 2005, pp. 6110-6112.
10. th Midwest Symp. Circuits and Syst., Aug. 1997, vol. 2, pp. 997-1000.
11. S. H. Cho, T. Xanthopoulos, and A. P. Chandrakasan, "A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning," IEEE Trans. VLSI Syst., vol. 7, pp. 249-257, June 1999.