A novel vertical channel self-aligned split-gate flash memory

Solid-State Electronics

Volumn 53, Issue 2, 2009, Pages 124-126

  Wu, Dake ^a   Zhou, Falong ^a   Huang, Ru ^a   Li, Yan ^a   Cai, Yimao ^a   Guo, Ao ^a   Zhang, Xing ^a   Wang, Yangyuan ^a  

^a PEKING UNIVERSITY   (China)

Author keywords

Flash memory; Floating gate; High density; Low power; Split gate; Vertical channel

Indexed keywords

EID: 58349098756     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2008.11.014     Document Type: Letter

References (10)

1. Bez R., Camerlenghi E., Modelli A., and Visconti A. Introduction to flash memory. Proc IEEE 91 (2003) 489-502
2. Naruke K., Yamada S., Obi E., Taguchi S., and Wada M. A new flash erase EEPROM cell with a sidewall select-gate on its source side. IEDM Tech Dig (1989) 603-606
3. 2 PROM. Symp VLSI Tech Dig (1994) 71-72
4. Ogura S., Hori A., Kato J., Yamanaka M., Odanaka S., Fujimoto H., et al. Low voltage, low current, high speed program step split-gate cell with ballistic direct injection for EEPROM/flash. IEDM Tech Dig (1998) 987-990
5. Chu W.T., Lin H.H., Wang Y.H., Hsieh C.T., Sung H.C., Lin Y.T., et al. High SCR design for one-transistor split-gate full-featured EEPROM. IEEE Elect Dev Lett 25 (2004) 498-500
6. Ma Y., Pang C.S., Pathak J., Tsao S.C., Chang C.F., Yamauchi Y., et al. A novel high density contactless Flash memory array using split-gate source-side-injection cell for 5 V-only applications. Symp VLSI Tech Dig (1994) 49-50
7. 2 for high density embedded nonvolatile memory applications. Symp VLSI Tech Dig (2003) 93-94
8. The International Technology Roadmap for Semiconductors (ITRS); 2006.
9. 2 split-gate NOR flash memory at 110 nm node. Symp VLSI Tech Dig (2004) 72-73
10. Chi M.H., Chen C.M., Hung C.W., and Wang Y.H. A new self-convergent programming and erase tightening by substrate-hot-electron injection for ETOX cells in triple-well. Symp VLSI Tech Dig (1999) 199-200