A fast packing algorithm based on single-sequence

IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings

Volumn 1, Issue , 2003, Pages 156-159

  Zhu, Xiaoke ^a   Zhang, Xuliang ^a   Kajitani, Yoji ^a   Ono, Nobuto ^b  

^a UNIVERSITY OF KITAKYUSHU   (Japan)

^b Seiko Instruments Corp   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

AREA MINIMIZATION; BOUNDING BOX; CONVENTIONAL ALGORITHMS; DIRECT RELATION SETS; FLOORPLANS; LINEAR TIME; PACKING ALGORITHMS; SINGLE SEQUENCES;

EID: 58149169069     PISSN: 1523553X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2003.1277513     Document Type: Conference Paper

References (10)

1. Y. Kajitani. "The Single Sequence that unifies placement and floorplanning," presented at the 1st Conference for Asia Universities on Semiconductor Design. (precession of ASP-DAC 2003). Jan. 2003.
2. H. Murata. K. Fujiyoshi. T. Watanabe, and Y. Kajitani, "A Mapping from Sequence-Pair to Rectangular Dissection," Proceedings of ASP-DAC, pp.625-633, Jan., 1997.
3. C. Kodama, K. Fujiyoslu, "Selected Sequence-Pair: An Efficient Decodable Packing Representation in Linear Time using Sequence-Pair." Proceedings of ASP-DAC 2003, pp. 331.
4. S. Nakatake, K. Fujiyoslu. H. Murata. and Y. Kajitani, "Module Placement on BSG-Structure and IC Layout Applications," Proceedings of ICC AD, pp.484-491, Nov.. 1996.
5. H. Murata, K. Fujiyoslu, S. Nakatake, and Y. Kajitani, "Rectahgle-packing-based module placement," Proceedings of ICCAD, pp.472-479, Nov., 1995.
6. X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, C.-K. Cheng, and J. Gu. "Comer Block List: An effective and efficient topological representation of non-shcing floor-plaa" Proceedings of ICCAD. pp. 8-2, Nov. 2000.
7. Shuo Zhou, Sheqin Dong, Xianlong Hong, Yici Cai, Chung-kuan Cheng, Jun Gu, "ECBL: An Extended Corner Block List with Solution Space including Optimum Placement." ISPD. April. 2001.
8. K. Sakanushi and Y. Kajitani, "The Quarter-State Sequence (Q-Sequence) to Represent the Floorplan and Applications to Layout Optimization," Proceedings of IEEE Asia Pacific Conference on CAS. pp.829-832, Dec, 2000, China.
9. C. Zhuang, K. Sakanushi. L. Jin and Y. Kajitani. "An enlianced Q-sequence augmented with essential empty room insertions and parenthesis trees." in DATE, pp.61-688, Mar., 2002.
10. Yingxin Pang, Chung-Kuan Cheng, Takeshi Yoshimura, "An enlianced perturbing algorithm for floorplan design using the O-tree representatioa" Proceedings of ISPD, pp. 168-173, May 2000.