|
Volumn , Issue , 2008, Pages 121-124
|
An array-based test circuit for fully automated gate dielectric breakdown characterization
b b a b |
Author keywords
[No Author keywords available]
|
Indexed keywords
GATE DIELECTRIC BREAKDOWNS;
GATE RESISTANCES;
MEASUREMENT RESULTS;
SPATIAL CORRELATIONS;
STATISTICAL PROCESSES;
TEST ARRAYS;
TEST CIRCUITS;
ELECTRIC BREAKDOWN;
GATE DIELECTRICS;
GATES (TRANSISTOR);
INTEGRATED CIRCUITS;
NETWORKS (CIRCUITS);
|
EID: 57849161523
PISSN: 08865930
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/CICC.2008.4672036 Document Type: Conference Paper |
Times cited : (17)
|
References (8)
|