메뉴 건너뛰기




Volumn , Issue , 2008, Pages 121-124

An array-based test circuit for fully automated gate dielectric breakdown characterization

Author keywords

[No Author keywords available]

Indexed keywords

GATE DIELECTRIC BREAKDOWNS; GATE RESISTANCES; MEASUREMENT RESULTS; SPATIAL CORRELATIONS; STATISTICAL PROCESSES; TEST ARRAYS; TEST CIRCUITS;

EID: 57849161523     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2008.4672036     Document Type: Conference Paper
Times cited : (17)

References (8)
  • 1
    • 0008536196 scopus 로고    scopus 로고
    • New Insights in the Relation Between Electron Trap Generation and the Statistical Properties of Oxide Breakdown
    • R. Degraeve, et al., "New Insights in the Relation Between Electron Trap Generation and the Statistical Properties of Oxide Breakdown," Trans. on Electron Devices, vol. 45, no. 4, pp. 904-911, 1998.
    • (1998) Trans. on Electron Devices , vol.45 , Issue.4 , pp. 904-911
    • Degraeve, R.1
  • 2
    • 0036508417 scopus 로고    scopus 로고
    • E. Y. Wu, et al., CMOS scaling beyond the 100-nm node with Silicon-Dioxide-Based Gate Dielectrics, IBM J. of R & D, pp. 287-298, 46, No. 2/3, 2002.
    • E. Y. Wu, et al., "CMOS scaling beyond the 100-nm node with Silicon-Dioxide-Based Gate Dielectrics," IBM J. of R & D, pp. 287-298, Vol. 46, No. 2/3, 2002.
  • 3
    • 77956535012 scopus 로고    scopus 로고
    • Gate Oxide Reliability for Nano-Scale CMOS
    • J. H. Stathis, "Gate Oxide Reliability for Nano-Scale CMOS," Int. Conf. on Microelectonics, pp. 78-83, 2006.
    • (2006) Int. Conf. on Microelectonics , pp. 78-83
    • Stathis, J.H.1
  • 4
    • 31744452012 scopus 로고    scopus 로고
    • Statistics of Competing Post-Breakdown Failure Modes in Ultrathin MOS Devices
    • J. Suñé, et al., "Statistics of Competing Post-Breakdown Failure Modes in Ultrathin MOS Devices," Trans. on Electron Devices, vol. 53, no. 2, pp. 224-234, 2006.
    • (2006) Trans. on Electron Devices , vol.53 , Issue.2 , pp. 224-234
    • Suñé, J.1
  • 5
    • 34548776465 scopus 로고    scopus 로고
    • Lifetime Prediction for CMOS Devices with Ultra Thin Gate Oxides Based on Progressive Breakdown
    • A. Kerber, "Lifetime Prediction for CMOS Devices with Ultra Thin Gate Oxides Based on Progressive Breakdown," Int. Reliability Physics Symp., pp. 217-220, 2007.
    • (2007) Int. Reliability Physics Symp , pp. 217-220
    • Kerber, A.1
  • 6
    • 39749152930 scopus 로고    scopus 로고
    • Impact of Layout on 90nm CMOS Process Parameter Fluctuations
    • L. Pang and B. Nikolic, "Impact of Layout on 90nm CMOS Process Parameter Fluctuations," Symp. on VLSI Circuits, pp. 69-70, 2006.
    • (2006) Symp. on VLSI Circuits , pp. 69-70
    • Pang, L.1    Nikolic, B.2
  • 7
    • 39749142750 scopus 로고    scopus 로고
    • A Test Structure for Characterizing Local Device Mismatches
    • K. Agarwal, et al., "A Test Structure for Characterizing Local Device Mismatches," Symp. on VLSI Circuits, pp. 67-68, 2006.
    • (2006) Symp. on VLSI Circuits , pp. 67-68
    • Agarwal, K.1
  • 8
    • 0037004808 scopus 로고    scopus 로고
    • Experimental Evidence of TBD Power-Law for Voltage Dependence of Oxide Breakdown in Ultrathin Gate Oxides
    • E. Y. Wu, et al., "Experimental Evidence of TBD Power-Law for Voltage Dependence of Oxide Breakdown in Ultrathin Gate Oxides," Trans. On Electron Devices, vol. 49, no. 12, pp. 2244-2253, 2002.
    • (2002) Trans. On Electron Devices , vol.49 , Issue.12 , pp. 2244-2253
    • Wu, E.Y.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.