MAPS: Multi-Algorithm Parallel circuit Simulation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 73-78

  Ye, Xiaoji ^a   Dong, Wei ^a   Li, Peng ^a   Nassif, Sani ^b  

^a TEXAS A AND M UNIVERSITY   (United States)

^b IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHM FRAMEWORKS; CAD APPLICATIONS; MANY CORES; NEW GENERATIONS; NEW OPPORTUNITIES; PARALLEL COMPUTING; PARALLEL SIMULATIONS; RESEARCH AND DEVELOPMENTS; SERIAL SIMULATIONS; SIMULATION ALGORITHMS; SIMULATION METHODS; SPEED-UP; SUPERLINEAR; TRANSIENT SIMULATIONS;

CIRCUIT SIMULATION; COMPUTER AIDED DESIGN; CONFORMAL MAPPING; CONVERGENCE OF NUMERICAL METHODS; OPTICAL PROJECTORS; PARALLEL PROCESSING SYSTEMS; PARALLEL PROGRAMMING; SYSTEMS ENGINEERING;

PARALLEL ALGORITHMS;

EID: 57849150387     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681554     Document Type: Conference Paper

References (23)

1. C. McNairy and R. Bhatia. Montecito: a dua-core, dual-thread Itanium processor. IEEE Micro, 25(2):10-20, March 2005.
2. J. Friedrich et al. Design of the Power6™ microprocessor. In IEEE Int. Solid-State Circuits Conf., pages 96-97, February 2007.
3. J. Dorsey et al. An integrated quad-core Opteron™ processor. In IEEE Int. Solid-State Circuits Conf., pages 102-103, February 2007.
4. J. Held, J. Bautisa, and S. Koehl. From a few cores to many: a tera-scale computing research overview. Intel Research White Paper.
5. S. Borkar. Thousand core chips - a technology perspective. In IEEE/ACM Design Automation Conf., pages 746-749, June 2007.
6. S. Kravitz, R. Bryant, and R. Rutenbar. Massively parallel switch-level simulation: a feasibility study. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems of Integrated Circuits and Systems, 10(7):871-894, July 1991.
7. E. Carlson and R. Rutenbar. Mask verification on the CONNECTION MACHINE. In IEEE/ACM Design Automation Conf., pages 134-140, June 1988.
8. R. Saleh, K. Gallivan, M. Chang, I. Hajj, D. Smart, and T. Trick. Parallel circuit simulation on supercomputers. Proc. of IEEE, 77(12): 1915-1931, December 1989.
9. G. Yang. Paraspice: a parallel circuit simulator for shared-memory multiprocessors. In ACM/IEEE Design Automation Conf., pages 400-405, 1991.
10. J. White and A. Sangiovanni-Vincentelli. Relaxation techniques for the simulation of the VLSI circuits. Kluwer Academic Publishers, Boston, 1987.
11. S. Markus et al. Performance evaluation of mpi implementations and mpi basedparallel ellpack solvers. In MPI Developer's Conference, pages 162-169, July 1996.
12. H. Kotakemori, H. Hasegawa, and A. Nishida. Performance evaluation of a parallel iterative method library using openmp. In Eighth International Conference on High-Performance Computing in Asia-Pacific Region, pages 5-10, Dec. 2005.
13. W. Dong, P. Li, and X. Ye. Wavepipe: parallel transient simulation of analog and digital circuits on multi-core shared memory machines. In IEEE/ACM Design Automation Conf., pages 238-243, June 2008.
14. X. Ye, W. Dong, and P. Li. A multi-algorithm approach to parallel circuit simulation. In IEEE/ACM TAU workshop.
15. F. Dartu and L. Pilleggi. Teta: Transistor-level engine for timing analysis. In IEEE/ACM Design Automation Conference, pages 595-598, Jun. 1998.
16. P. Li and L. Pilleggi. A linear-centric modeling approach to harmonic balance analysis. In Design, Automation and Test in Europe, pages 634-639, March 2002.
17. Laurence W. Nagel. SPICE2: A Computer Program to Simulate Semiconductor Circuits. PhD thesis, EECS Department, University of California, Berkeley, 1975.
18. C. W. Gear. Numerical Initial Value Problems in Ordinary Differential Equations. Prentice-Hall, Englewood Cliffs, New Jersey, USA, 1971.
19. H. Shichman. Integration system of a nonlinear network analysis program. IEEE Trans. on Circuit Theory, CT-17(3):378-386, August 1970.
20. K. E. Brenan, S. L. Campbell, and L. R. Petzold. Numerical Solutions of Initial-Value Problems in Differential-Algebraic Equations. Elsevier Science Publishing Co., Inc., New York, USA, 1989.
21. K. R. Jackson and R. Sacks-Davis. An alternative implementation of variable step-size multistep formulas for stiff odes. ACM Trans. Math. Software, (6):295-318, 1980.
22. J. Ortega and W. Rheinboldt. Iterative solution of nonlinear equations in several variables. Academic Press, 1970.
23. X. Ye, M. Zhao, R. Panda, P. Li, and J. Hu. Accelerating clock mesh simulation using matrix-level macromodels and dynamic time step rounding. In Intl. Symp. on Quality Electronic Design, pages 627-632, March 2008.