-
3
-
-
0031622742
-
TETA: Transistor-level engine for timing analysis
-
F. Dartu and L. Pileggi, "TETA: transistor-level engine for timing analysis," Proc. of 35thDAC, 1998.
-
(1998)
Proc. of 35thDAC
-
-
Dartu, F.1
Pileggi, L.2
-
5
-
-
4243309839
-
-
Ph.D. dissertation, Dept. of Electrical and Computer Engineering
-
E. Acar, "Linear-centric approach for timing analysis," Ph.D. dissertation, Dept. of Electrical and Computer Engineering, 2001.
-
(2001)
Linear-centric Approach for Timing Analysis
-
-
Acar, E.1
-
6
-
-
84893762450
-
TETA: Transistor-level waveform evaluation for timing analysis
-
to appear on
-
E. Acar, F. Dartu and L. Pileggi, "TETA: transistor-level waveform evaluation for timing analysis," to appear on IEEE. Trans. on CAD.
-
IEEE. Trans. on CAD
-
-
Acar, E.1
Dartu, F.2
Pileggi, L.3
-
10
-
-
0018027059
-
A charge-oriented model for MOS transistor capacitances
-
October
-
D. Ward and R. Dutton, "A charge-oriented model for MOS transistor capacitances," IEEE Journal of Solid-state Circuits, vol. sc-13, no. 5, October 1978.
-
(1978)
IEEE Journal of Solid-state Circuits
, vol.SC-13
, Issue.5
-
-
Ward, D.1
Dutton, R.2
-
11
-
-
0029707074
-
Efficient frequency doman analysis of large nonlinear analog integrated circuits
-
May
-
P. Feldman, B. Melville, D. Long, "Efficient frequency doman analysis of large nonlinear analog integrated circuits," Proc. of IEEE Custom Integrated Circuits Conf., pp. 461-464, May 1996.
-
(1996)
Proc. of IEEE Custom Integrated Circuits Conf.
, pp. 461-464
-
-
Feldman, P.1
Melville, B.2
Long, D.3
-
12
-
-
0029213060
-
Efficient steadystate analysis based on matrix-free Krylov-subspace methods
-
R. Telichevesky, K. Kundert and J. White, "Efficient steadystate analysis based on matrix-free Krylov-subspace methods," Proc. of 32ndDAC, 1995.
-
(1995)
Proc. of 32ndDAC
-
-
Telichevesky, R.1
Kundert, K.2
White, J.3
-
13
-
-
0029712768
-
Fast simulation algorithms for RF circuits
-
R. Telichevesky, K. Kundert, I. Elfadel and J. White, "Fast simulation algorithms for RF circuits," Proc. of IEEE Custom Integrated Circuits Conf., pp. 437-444, 1996.
-
(1996)
Proc. of IEEE Custom Integrated Circuits Conf.
, pp. 437-444
-
-
Telichevesky, R.1
Kundert, K.2
Elfadel, I.3
White, J.4
-
14
-
-
84884678839
-
The enhancing of efficiency of the harmonic balance analysis by adaptation of preconditioner to circuit nonlinearity
-
M.Gourary et. al., "The enhancing of efficiency of the harmonic balance analysis by adaptation of preconditioner to circuit nonlinearity," Proc. of ASP-DAC, pp. 537-540, 2000.
-
(2000)
Proc. of ASP-DAC
, pp. 537-540
-
-
Gourary, M.1
-
15
-
-
0031176801
-
Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations
-
K. Kerns and A. Yang, "Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations," IEEE Trans. CAD, vol. 16, 1997.
-
(1997)
IEEE Trans. CAD
, vol.16
-
-
Kerns, K.1
Yang, A.2
-
16
-
-
0032139262
-
PRIMA: Passive reduced-order interconnect macromodeling algorithm
-
August
-
A. Odabasioglu, M. Celik and L. Pileggi, "PRIMA: passive reduced-order interconnect macromodeling algorithm," IEEE Trans. CAD, August 1998.
-
(1998)
IEEE Trans. CAD
-
-
Odabasioglu, A.1
Celik, M.2
Pileggi, L.3
|