A low-power mm wave CML prescaler in 65nm SOI CMOS technology

2008 IEEE CSIC Symposium: GaAs ICs Celebrate 30 Years in Monterey, Technical Digest 2008

Volumn , Issue , 2008, Pages

  Kim, Daeik D ^a   Cho, Ongyeun ^a   Kim, Jonghae ^b   Plouchart, Jean Olivier ^c   Lim, Daihyun ^d  

^a IBM   (United States)

^b QUALCOMM INC   (United States)

^c IBM RESEARCH   (United States)

^d MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

65NM SOI CMOS TECHNOLOGIES; DELAY PRODUCTS; DESIGN CONSIDERATIONS; LOW POWERS; MM WAVES; PERFORMANCE MEASUREMENTS; PRESCALER; SENSITIVITY CURVES;

CMOS INTEGRATED CIRCUITS; GALLIUM ALLOYS;

SEMICONDUCTING GALLIUM;

EID: 57849112398     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSICS.2008.50     Document Type: Conference Paper

References (14)

1. J.-O. Plouchart, D. Kim et al., "A 1.2V 15.6mW 81GHz 2:1 static CML frequency divider with a band-pass load in a 90nm SOI CMOS technology," in IEEE CSICS, 2007.
2. D. Hitko, T. Hussain et al., "A low power (45mW/latch) static 150GHz CML divider," in IEEE CSICS, 2004, pp. 167-170.
3. D. D. Kim, J. Kim, and C. Cho, "A 94GHz locking hysteresis-assisted and tunable CML static divider in 65nm SOI CMOS," in ISSCC Dig. of Tech. Papers, 2008, pp. 461-462, 628.
4. M. Sokolich, C. Fields et al., "A low-power 72.8-GHz static frequency divider in AlInAs/InGaAs HBT technology," IEEE J. Solid-State Circuits, vol. 36, no. 9, pp. 1328-1334.
5. S. P. Voinigescu, R. Aroca et al., "Towards a sub-2.5V, 100-Gb/s serial transceiver," in Proc. CICC, 2078, pp. 471-478.
6. K. Agarwal and S. Nassif, "The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies," IEEE Trans. VLSI Syst., vol. 16,'no. 1, pp. 86-97.
7. B. Razavi, "Heterodyne phase locking: a technique for high-frequency division," in ISSCC Dig. of Tech. Papers, 2007, pp. 428-249.
8. S. Lee, B. lagannathan et al., "Record RF performance of 45-nm SOI CMOS technology," in IEDM Tech. Dig., 2007, pp. 255-258.
9. D. Kim, J. Kim et al., "Symmetr/ic vertical parallel plate capacitors for on-chip RF circuits in 65-nm SOI technology," IEEE Electron Device Lett., vol. 28, no. 7, pp. 616-618.
10. O. Takahashi, C. Adams et al., "Migration of Cell Broadband Engine from 65nm SOI to 45nm SOI," in ISSCC Dig. of Tech. Papers, 2008, pp. 86-87, 597.
11. S. Lee, J. Kim et al., "SOI CMOS technology with 360GHz ft NFET 260GHz ft PFET, and record circuit performance for millimeter-wave digital and analog system-on-chip applications," in Symp. on VLSI Technology Dig. of Tech. Papers, 2007, pp. 54-55.
12. D. Kim, C. Cho, and J. Kim, "Scalable statistical measurement and estimation of a mmWave CML static divider sensitivity in 65nm SOI CMOS," in RFIC Symp., 2008, pp. 625-628.
13. D. Kim, J. Kim et al., "Wideband mmWave CML static divider in 65nm SOI CMOS technology," in Proc. CICC, 2008.
14. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194.