DDM-CMP: Data-driven multithreading on a chip multiprocessor

Lecture Notes in Computer Science

Volumn 3553, Issue , 2005, Pages 364-373

  Stavrou, Kyriakos ^a   Evripidou, Paraskevas ^a   Trancoso, Pedro ^a  

^a UNIVERSITY OF CYPRUS   (Cyprus)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; INTERCONNECTION NETWORKS; PROGRAM PROCESSORS;

CHIP MULTIPROCESSORS; DATA-DRIVEN MULTITHREADING; HIGH-END MICROPROCESSORS; TSU;

MICROPROCESSOR CHIPS;

EID: 26444445030     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11512622_39     Document Type: Conference Paper

References (22)

1. Palacharla, S., Jouppi, N., Smith, J.: Complexity Effective Superscalar Processors. In: Proc. of the 24th ISCA. (1997) 206-218
2. Olukotun, K., et al.: The Case for a Single Chip Multiprocessor. In: Proc. of the 7th ASP-LOS. (1996)2-11
3. Silas, I., et al.: System-Level Validation of the Intel(r) Pentium(r) M Processor. Intel Technology Journal 7 (2003)
4. Agarwal, V., et al: Clock rate versus IPC: The end of the Road for Conventional Microarchitectures. In: Proc. of the 27th ISCA. (2000) 248-259
5. Hammond, L., et al.: The Stanford Hydra CMP. IEEE Micro 20 (2000) 71-84
6. Barroso, L., et al.: Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In: Proc. of the 27th ISCA. (2000) 282-293
7. Taylor, M., et al.: Evaluation of the Raw Microprocessor: An Exposed Wire Delay Architecture for ILP and Streams. In: Proc. of the 31st ISCA. (2004) 2-13
8. Kalla, R., Sinharoy, B., Tendler, M.: IBM POWERS Chip: A Dual-Core Multithreaded Processor. IEEE Micro 24 (2004) 40-47
9. Kongetira, P.: A 32-way Multithreaded SPARC Processor. In: Proc. of Hot Chips 2004. (2004)
10. Kyriacou, C., Evripidou, P., Trancoso, P.: Data Driven Multithreading Using Conventional Microprocessors. Technical Report TR-05-4, University of Cyprus (2005)
11. Evripidou, P., Kyriacou, C.: Data driven network of workstations (D2NOW). J. UCS 6 (2000) 1015-1033
12. XILINX: Virtex-II Pro and Virtex-II Pro X FPGA User Guide. Version 3.0 (2004)
13. Evripidou, P.: D3-machine: A Decoupled Data Driven Multithreaded architecture with variable resolution support. Parallel Computing 27 (2001) 1015-1033
14. Evripidou, P., Gaudiot, J.: A decoupled graph/computation data-driven architecture with variable resolution actors. In: Proc. of ICPP 1990. (1990) 405-414
15. Kyriacou, C.: Data Driven Multithreading using Conventional Control Flow Microprocessors. PhD dissertation, University of Cyprus (2005)
16. Kyriacou, C., Evripidou, P., Trancoso, P.: CacheFlow: A Short-Term Optimal Cache Management Policy for Data Driven Multithreading. In: Proc. of the 10th Euro-Par, Pisa, Italy. (2004)
17. IBM Microelectronics Division: The PowerPC 405(tm) Core (1998)
18. The BlueGene/L Team: An Overview of the BlueGene/L Supercomputer. In: Proc. of the 2002 ACM/IEEE supercomputing. (2002) 1-28
19. Intel: Intel Microprocessor Quick Reference Guide. http://www.intel.com/ pressroom/kits/ quickreffam.htm (2004)
20. PCL: The Performance Counter Library Version 2.2 (2003)
21. Woo, S., at.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proc. of 22nd ISCA. (1995) 24-36
22. Topelt, B., Schuhmann, D., Volkel, F.: The mother of all CPU charts Part 2. http://www6.tomshardware.com/cpu/20041221/index.html (2004)