Data Driven Network of Workstations (D2NOW)

Journal of Universal Computer Science

Volumn 6, Issue 10, 2000, Pages 1015-1033

  Evripidou, Paraskevas ^a   Kyriacou, Costas ^a  

^a UNIVERSITY OF CYPRUS   (Cyprus)

Author keywords

Distributed shared memory; Multithreading; NOW

Indexed keywords

EID: 26444548773     PISSN: 0948695X     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. [Alverson et al. (94)] Gail Alverson, Bob Alverson, David Callahan, Brian Koblenz, Allan Porterfield, and Burton Smith. Integrated Support for Heterogeneous Parallelism. Kluwer Academic Publishers, 1994. Edited by Robert Iannucci et al.
2. [Anderson et al. (95)] T. Anderson, D. Culler, and D. Patterson. A case for now (networks of workstations). IEEE Micro, 1995.
3. [Banks (93)] D. Banks and M. Prudence. A high performance network architecture for a PA-RISC workstation. IEEE Journal of Selected Areas in Communication, 1993.
4. [Boon et al. (94)] Boon Seong Ang, Arvind, and Derek Chiou. Start the next generation: Integrating global caches and dataflow architecture. In Proceedings of the International Conference on Computer Systems and Education, IISc, Bangalore, India, 1994.
5. [Boon et al. (98a)] Boon S. Ang, Derek Chiou, Larry Rudolph, and Arvind. The startT voyager parallel system. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT98), Paris, France, October 1998.
6. [Boon et al. (98b)] Boon S. Ang, Derek Chiou, Daniel Rosenband, Mike Ehrlich, Larry Rudolph, and Arvind. The startT voyager: A flexible platform for exploring scalable smp issues. In Proceedings of Super Computing 98, Orlando, Florida, November 1998.
7. [Culler et al. (93)] D. Culler et al. Tam: A compiler controlled threaded abstract machine. JPDC, June 1993.
8. [Dennis and Gao (94)] Jack Dennis and Guang Gao. Multithreaded Architectures: Principles, Projects and Issues. In R. Iannucci et al., editor, Multithreaded Computer Architecture a Summary of the State of the Art. Kluwer Academic Publishers, 1994.
9. [Eggers et al. (97)] Eggers at al. Simultaneous multithreading: A platform for next generation processors. IEEE Micro, pages 12-18, September/October 1997.
10. [Evripidou (97)] P. Evripidou. Thread Synchronization Unit (TSU): A building block for High Performance Computers. In Proceedings of the International Symposium on High Perfomance Computing, Fukuoka, Japan, Nov. 1997.
11. 3-machine: A Decoupled Data-Driven Multithreaded Architecture with Variable Resolution Support. Parallel Computing. In Press.
12. [Evripidou and Gaudiot (90)] P. Evripidou and J-L. Gaudiot. A Decoupled Graph/Computation Data-Driven Architecture with Variable Resolution Actors. In Proceedings of the 1990 International Conference on Parallel Processing, August 1990.
13. [Iannucci et al. (94)] Robert A. Iannucci et al. Multithreaded Computer Architecture a Summary of the State of the Art. Kluwer Academic Publishers, 1994.
14. [Iannucci panel (94)] Panel Discussion. Architectural implementation issues for multithreading. In R. Iannucci et al., editor, Mutlithreaded Computer Architecture a Summary of the State of the Art. Kluwer Academic Publishers, 1994.
15. [Katevenis et al. (95)] M. Katevenis, P. Votsalaki, A. Efthymiou, and M. Stratakis. Vc-level flow control and shared buffering in the telegraphos switch. In IEEE Hot Interconnects III Symposium, 1995.
16. [Lo et al. (97)] J. Lo at al. Converting thread level parallelism into instruction level parallelism via simultaneous multithreading. ACM Transactions on Computer Systems, pages 322-354, August 1997.
17. [Markatos (96)] E. Markatos and M. Katevenis. Telegraphes: High-performance networking for parallel processing on workstation clusters. In Symposium on High Performance Computer Architectures, 1996.
18. [Minnich et al. (95)] R. Minnich, D. Burns, and F. Hady. The memory integrated network interface. IEEE Micro, 1, 1995.