Low noise-figure P+ AA mesh inductors for CMOS UWB RFIC applications

IEEE Transactions on Electron Devices

Volumn 55, Issue 12, 2008, Pages 3542-3548

  Chen, Chi Chen ^a   Lee, Jen How ^a   Lin, Yo Sheng ^a   Chen, Chang Zhi ^a   Huang, Gou Wei ^b   Lu, Shey Shi ^c  

^a NATIONAL CHI NAN UNIVERSITY   (Taiwan)

^b NATIONAL NANO DEVICE LABORATORIES   (Taiwan)

^c NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

AA mesh; CMOS; Inductor; Low noise amplifier (LNA); Noise figure (NF); Ultrawideband (UWB)

Indexed keywords

AMPLIFIERS (ELECTRONIC); AUDIO FREQUENCY AMPLIFIERS; LOW NOISE AMPLIFIERS; MAGNETIC COUPLINGS; NOISE FIGURE; SILICON; TELECOMMUNICATION SYSTEMS;

AA MESH; CMOS; INDUCTOR; LOW-NOISE AMPLIFIER (LNA); ULTRAWIDEBAND (UWB);

BROADBAND NETWORKS;

EID: 57149131246     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2008.2006537     Document Type: Article

References (24)

1. A. Bevilacqua and A. M. Niknejad, "An ultrawideband CMOS low-noise amplifier for 3.1-10.6-GHz wireless receivers," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2259-2268, Dec. 2004.
2. C. F. Liao and S. I. Liu, "A broadband noise-canceling CMOS LNA for 3.1-10.6-GHz UWB receiver," in Proc. IEEE Custom Integr. Circuits Conf., 2005, pp. 161-164.
3. C. C. Chen, Z. Y. Huang, C. C. Huang, and N. K. Lu, "Time-constant compensated LNA for ultra-wideband receiver," in Proc. Int. Symp. Intell. Signal Process. Commun. Syst., 2005, pp. 13-16.
4. Y. Lu, K. S. Yeo, A. Cabuk, J. Ma, M. A. Do, and Z. Lu, "A novel CMOS low noise amplifier design for 3.1-to-10.6-GHz ultra-wide-band wireless receiver," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 8, pp. 1683-1692, Aug. 2006.
5. Y. J. Lin, S. S. H. Hsu, J. D. Jin, and C. Y. Chan, "A 3.1-10.6 GHz ultra-wideband CMOS low noise amplifier with current-reused technique," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 3, pp. 232-234, Mar. 2007.
6. H. Xie, X. Wang, A. Wang, Z. Wang, C. Zhang, and B. Zhao, "A fully-integrated low-power 3.1-10.6 GHz UWB LNA in 0.18 μm CMOS," in Proc. IEEE Radio Wireless Symp., 2007, pp. 197-200.
7. K. H. Chen, J. H. Lu, B. J. Chen, and S. I. Liu, "An ultra-wide-band 0.4-10-GHz LNA in 0.18-μm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 3, pp. 217-221, Mar. 2007.
8. Y. Park, C. H. Lee, J. D. Cressler, and J. Laskar, "Theoretical analysis of a low dispersion SiGe LNA for ultra-wideband applications," IEEE Microw. Wireless Compon. Lett., vol. 16, no. 9, pp. 517-519, Sep. 2006.
9. J. H. Lee, C. C. Chen, and Y. S. Lin, "0.18 μm 3.1-10.6 GHz CMOS UWB LNA with 11.4 ± 0.4 dB gain and 100.7 ± 17.4 ps group-delay," Electron. Lett., vol. 43, no. 24, pp. 27-28, Nov. 2007.
10. C. Z. Chen, J. H. Lee, C. C. Chen, and Y. S. Lin, "An excellent phase-linearity 3.1-10.6 GHz CMOS UWB LNA using standard 0.18 μm CMOS technology," in Proc. IEEE Asia-Pacific Microw. Conf., Bangkok, Thailand, 2007, pp. 1-4.
11. J. C. Ranuarez, M. J. Deen, and C. H. Chen, "Temperature effects in CMOS microwave distributed amplifiers," J. Vac. Sci. Technol., vol. 24, no. 3, pp. 831-834, May 2006.
12. K. Bhattacharyya and M. J. Deen, "Microwave CMOS traveling wave amplifiers: Performance and temperature effects," IEEE Microw. Wireless Compon. Lett., vol. 14, no. 1, pp. 16-18, Jan. 2004.
13. T. Wang, C. H. Chen, Y. S. Lin, and S. S. Lu, "A micromachined CMOS distributed amplifier by CMOS compatible ICP deep-trench technology," IEEE Electron Device Lett., vol. 27, no. 4, pp. 291-293, Apr. 2006.
14. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1998, pp. 46-48.
15. H. W. Chiu, S. S. Lu, and Y. S. Lin, "A 2.17-dB NF 5-GHz-band monolithic CMOS LNA with 10-mW DC power consumption," IEEE Trans. Microw. Theory Tech., vol. 53, no. 3, pp. 813-824, Mar. 2005.
16. S. P. Voinigescu, M. C. Maliepaard, J. L. Showell, G. E. Babcock, D. Marchesan, M. Schroter, P. Schvan, and D. L. Harame, "A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design," IEEE J. Solid-State Circuits, vol. 32, no. 9, pp. 1430-1439, Jul. 1997.
17. T. Wang, H. C. Chen, H. W. Chm, Y S. Lin, G. W. Huang, and S. S. Lu, "Micromachined CMOS LNA and VCO By CMOS compatible ICP deep trench technology," IEEE Trans. Microw. Theory Tech., vol. 54, no. 2, pp.580-588,Feb.2006.
18. M. Ozgur, M. E. Zaghloul, and M. Gaitan, "Optimization of backside micromachmed CMOS inductors for RE applications," in Proc. IEEE Int. Symp. Circuits Syst., Geneva, Switzerland, May 2000, pp. V-185-V-188.
19. H. S. Kim, D. Zheng, A. J. Becker, and Y. H. Xie, "Spiral inductors on Si p/p+ substrates with resonant frequency of 20 GHz," IEEE Electron Device Lett., vol. 22, no. 6, pp. 275-277, Jun. 2001.
20. C. Y. Lee, I S. Chen, C. H. Kao, J. D. S. Deng, C. C. Yen, Y. K. Lee, J. C. Kuo, J. F. Chang, G. W. Huang, K. M. Chen, and I S. Duh, "A simple systematic procedure of Si-based spiral inductor design," in Proc. IEEE RFIC Conf., Jun. 2004, pp. 619-622.
21. K. T. Ng, B. Rejaei, and J. N. Burghartz, "Substrate effects in monolithic RE transformers on silicon," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 377-383, Jan. 2002.
22. H. L. Tu, I. S. Chen, P. C. Yeh, and H. K. Chiou, "High-performance spiral inductor on deep-trench-mesh silicon substrate," IEEE Microw. Wireless Compon. Lett., vol. 16, no. 12, pp. 654-656, Dec. 2006.
23. A. C. Watson, D. Melendy, P. Francis, K. Huang, and A. Weisshaar, "A comprehensive compact-modeling methodology for spiral inductors in silicon-based RFICs," IEEE Trans. Microw. Theory Tech., vol. 52, no. 3, pp. 849-857, Mar. 2004.
24. M. L. Edwards and J. H. Sinsky, "A new criterion for linear 2-port stability using a single geometrically derived parameter," IEEE Trans. Microw. Theory Tech., vol. 40, no. 12, pp. 2303-2311, Dec. 1992.