Radio-frequency front-end for 5 GHz wireless local area network transceivers

IET Circuits, Devices and Systems

Volumn 2, Issue 5, 2008, Pages 439-450

  Italia, A ^a   Carrara, F ^a   Scuderi, A ^b   Ragonese, E ^a   Presti, C D ^a   Sapone, G ^a   Palmisano, G ^a  

^a UNIVERSITY OF CATANIA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); AUDIO FREQUENCY AMPLIFIERS; DATA COMPRESSION; FREQUENCY SYNTHESIZERS; INTEGRATED CIRCUIT LAYOUT; SIGNAL GENERATORS; SILICON; TRANSCEIVERS; WIRELESS LOCAL AREA NETWORKS (WLAN);

1-DB COMPRESSION POINTS; CENTRE FREQUENCIES; CONTROL CHARACTERISTICS; CURRENT CONSUMPTIONS; DYNAMIC RANGES; INTEGER-N; LO FREQUENCIES; LOW-NOISE AMPLIFIERS; PHASE-LOCKED LOOPS; SILICON BIPOLAR TECHNOLOGIES; SUPPLY VOLTAGES; TUNING RANGES; WIRELESS LOCAL AREA NETWORK APPLICATIONS;

LOCAL AREA NETWORKS;

EID: 56149126371     PISSN: 1751858X     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cds:20080018     Document Type: Article

References (35)

1. Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications ' High speed physical layer in the 5GHz band ', IEEE Std 802.11a-1999, September, 1999
2. Physical (PHY) layer: ETSI TS 101 475, version 1.3.1, December, 2001, Broadband Radio Access Networks (BRAN); HIPERLAN Type 2;
3. Carrara, F., Italia, A., and Scuderi, A.: et al. ' Low-power RF circuits for multi-standard WLAN transceivers ', IEEE European Microwave Integrated Circuit Conf., October, 2007, p. 235-238
4. Zhang, P.: et al. ' A single-chip dual-band direct-conversion IEEE 802.1a/b/g WLAN transceiver in 0.18m CMOS ', IEEE J. Solid-State Circuits, 2005, 40, p. 1932-1939 10.1109/JSSC.2005.848182 0018-9200
5. Chen, T.-M.: et al. ' A low-power fullband 802.11a/b/g WLAN transceiver with on-chip PA ', IEEE J. Solid-State Circuits, 2007, 42, p. 983-991 10.1109/JSSC.2007.894303 0018-9200
6. Meng, T.H., McFarland, B., Su, D., and Thomson, J.: ' Design and implementation of an all-CMOS 802.11a wireless LAN chipset ', IEEE Commun. Mag., 2003, 41, p. 160-168 10.1109/MCOM.2003.1222734 0163-6804
7. Zargari, M.: et al. ' A single-chip dual-band triple-mode CMOS transceiver for IEEE802.11a/b/g wireless LAN ', IEEE J. Solid-State Circuits, 2004, 39, p. 2239-2249 10.1109/JSSC.2004.836349 0018-9200
8. Ahola, R.: et al. ' A single-chip CMOS transceiver for 802.11a/b/g wireless LANs ', IEEE J. Solid-State Circuits, 2004, 39, p. 2250-2258 10.1109/JSSC.2004.836334 0018-9200
9. Scuderi, A., Biondi, T., Ragonese, E., and Palmsano, G.: ' A lumped scalable model for silicon integrated spiral inductors ', IEEE Trans. Circuits Syst. I, 2004, 51, p. 1203-1209 10.1109/TCSI.2004.829301 1057-7122
10. Alam, S.K., and Degroat, J.: ' A CMOS variable gain front-end for WCDMA receiver ', IEEE Int. Symp. Circuits and Systems, May, 2007, p. 1457-1460
11. Girlando, G., and Palmisano, G.: ' Noise figure and impedance matching in RF cascode amplifiers ', IEEE Trans. Circuits Syst. II, 1999, 46, p. 1388-1396 10.1109/82.803478 1057-7130
12. Girlando, G., Ragonese, E., and Palmisano, G.: ' Silicon bipolar LNAs in the X and Ku bands ', Analog Integr. Circuits Signal Process., 2004, 41, p. 119-127 10.1023/B:ALOG.0000041629.52175.6a 0925-1030
13. Palmisano, G., and Pennisi, S.: ' Low noise amplifier with programmable gain ', (US Patent 6181206)
14. Pennisi, S., Scaccianoce, S., and Palmisano, G.: ' A new design approach for variable-gain low-noise amplifiers ', IEEE Radio Frequency Integrated Circuits Symp. Digest, June, 2000, p. 139-142
15. Copeland, M.A., Voinigescu, S.P., Marchesan, D., Popescu, P., and Malerpard, M.C.: ' 5GHz SiGe HBT monolithic radio transceiver with tunable filtering ', IEEE Trans. Microw. Theory Tech., 2000, 48, p. 170-180 10.1109/22.821755 0018-9480
16. Niknejad, A.M., and Meyer, R.G.: ' Analysis, design, and optimization of spiral inductors and transformers for Si RF IC's ', IEEE J. Solid-State Circuits, 1998, 33, p. 1470-1481 10.1109/4.720393 0018-9200
17. Long, J.R., and Copeland, M.A.: ' The modeling, characterization, and design of monolithic inductors for silicon RF IC's ', IEEE J. Solid-State Circuits, 1997, 32, p. 357-369 10.1109/4.557634 0018-9200
18. Burghartz, J.N., Edelstein, D.C., Soyuer, M., Ainspan, H., and Jenkins, K.A.: ' RF circuit design aspects of spiral inductors on Silicon ', IEEE J. Solid-State Circuits, 1998, 33, p. 2028-2034 10.1109/4.735544 0018-9200
19. Wang, Z., and Guggenbühl, W.: ' A voltage-controllable linear MOS transconductor using bias offset technique ', IEEE J. Solid-State Circuits, 1990, 25, p. 315-317 10.1109/4.50321 0018-9200
20. Wang, Z.: ' A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance ', IEEE J. Solid-State Circuits, 1991, 26, p. 1293-1301 10.1109/4.84947 0018-9200
21. Carrara, F., and Palmisano, G.: ' Variable-gain up-converter with current reuse for WCDMA wireless transmitters ', Proc. IEEE Int. Symp. Circuits and Systems, May, 2005, p. 3247-3250
22. Carrara, F., Italia, A., Ragonese, E., and Palmisano, G.: ' Design methodology for the optimization of transformer-loaded RF circuits ', IEEE Trans. Circuits Syst. I, 2006, 53, p. 761-768 10.1109/TCSI.2005.860117 1057-7122
23. Gardner, F.M.: ' Phaselock techniques ', 2nd (John Wiley, 1979)
24. Egan, W.F.: ' Frequency synthesis by phase lock ', (John Wiley, 1981)
25. Rategh, H.R., Samavati, H., and Lee, T.H.: ' A CMOS frequency synthesizer with an injected-locked frequency divider for a 5GHz wireless LAN receiver ', IEEE J. Solid-State Circuits, 2000, 35, p. 780-787 10.1109/4.841507 0018-9200
26. Heinspan, H., and Soyeur, M.: ' A fully integrated 5GHz frequency synthesizer in SiGe BiCMOS ', Proc. IEEE Bipolar/BiCMOS Circuits Technol. Meeting, September, 1999, p. 165-168
27. Lam, C., and RazavI, B.: ' A 2.6/5.2GHz frequency synthesizer in 0.4m CMOS technology ', IEEE J. Solid-State Circuits, 2000, 35, p. 788-794 0018-9200
28. Pellerano, S., Levantino, S., Samori, C., and Lacaita, A.L.: ' A 13.5mW 5GHz frequency synthesizer with dynamic-logic frequency divider ', IEEE J. Solid-State Circuits, 2004, 39, p. 378-383 10.1109/JSSC.2003.821784 0018-9200
29. Girlando, G., Copani, T., Smerzi, S.A., Castorina, A., and Palmisano, G.: ' A 12GHz silicon bipolar receiver for digital satellite applications ', Int. Solid-State Circuits Conf. Tech. Dig., February, 2004, p. 276-277
30. Girlando, G., Smerzi, S.A., Copani, T., and Palmisano, G.: ' A monolithic 12GHz heterodyne receiver for DVB-S applications in silicon bipolar technology ', IEEE Trans. Microw. Theory Tech., 2005, 53, p. 952-959 10.1109/TMTT.2004. 842484 0018-9480
31. Scuderi, A., and Palmisano, G.: ' A low phase-noise voltage-controlled oscillator for 17GHz applications ', IEEE Microw. Wirel. Compon. Lett., 2006, 16, p. 191-193 10.1109/LMWC.2006.872127 1531-1309
32. Copani, T., Smerzi, S.A., Girlando, G., and Palmisano, G.: ' Transformer-based VCO for both phase noise and tuning range improvement in bipolar technology ', (US Patent 7245190)
33. Maeda, T.: et al. ' A low-power dual-band triple-mode WLAN CMOS transceiver ', Int. Solid-State Circuits Conf. Tech. Dig., February, 2005, p. 100-101
34. Nathawad, L.: et al. ' An IEEE 802.11a/b/g SoC for embedded WLAN applications ', Int. Solid-State Circuits Conf. Tech. Dig., February, 2006, p. 364-365
35. Simon, M.: et al. ' An 802.11a/b/g RF transceiver in an SoC ', Int. Solid-State Circuits Conf. Tech. Dig., February, 2007, p. 562-563