Statistical characterization of execution time through simulation

Proceedings of the 6th Workshop on Intelligent Solutions in Embedded Systems, WISES'08

Volumn , Issue , 2008, Pages

  Abdallah, Ahmed ^a   Wolf, Wayne ^b   Hellestrand, Graham ^c  

^a PRINCETON UNIVERSITY   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^c Embedded Systems Tech   (United States)

Author keywords

DOE; Real time systems; Timing analysis; WCET estimation

Indexed keywords

CASE EXECUTIONS; DO-MAINS; DOE; EMPIRICAL DATUMS; EXECUTION TIMES; INFLUENTIAL FACTORS; MAIN PROCESSES; MEASUREMENT-BASED APPROACHES; MODELING AND SIMULATIONS; OFFLINE ANALYSES; STATISTICAL CHARACTERIZATIONS; SYSTEM ELEMENTS; TASK EXECUTIONS; TIMING ANALYSIS; WCET ESTIMATION;

COMPUTER PROGRAMMING LANGUAGES; DENSITY (OPTICAL); DESIGN OF EXPERIMENTS; DIFFRACTIVE OPTICAL ELEMENTS; EMBEDDED SYSTEMS; FORMING; INTEGRATED CIRCUITS; OPTICAL PROPERTIES; PRESSING (FORMING); TECHNICAL PRESENTATIONS;

REAL TIME SYSTEMS;

EID: 55849084331     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WISES.2008.4623312     Document Type: Conference Paper

References (17)

1. G. Hellestrand, "The engineering of supersystems," IEEE Computer, vol. 38, no. 1, pp. 103-105, Jan. 2005.
2. W. Wolf, High Performance Embedded Computing. San Francisco: Morgan Kaufmann, 2001, ch. 3.
3. Y. Gu and D. Jin, "Drop test simulation and doe analysis for design optimization of microelectronics packages," in Proc. IEEE Electronic Components and Technology Conference, 2006, San Diego, CA, May30-Jun.2 2006, p. 6.
4. D. Staiculescu, N. Bushyager, A. Obatoyinbo, L. J. Martin, and M. M. Tentzeris, "Design and optimization of 3-d compact stripline and microstrip bluetooth/wlan balun architectures using the design of experiments technique," IEEE Trans. Antennas Propag., vol. 53, no. 5, pp. 1805-1812, May 2005.
5. D. R. Kuhn and V. Okun, "Pseudo-exhaustive testing for software," in Proc. IEEE/NASA Software Engineering Workshop (SEW'06), Columbia, MD, Apr.25-28 2006, pp. 153-158.
6. D. Sheldon, F. Vahid, and S. Lonardi, "Soft-core processor customization using the design of experiments paradigm," in Proc. ACM of the conference on Design, automation and test in Europe, Nice, France, 16-20 2007, pp. 821-826.
7. A. Dean and A. Voss, Design and Analysis of Experiments. New York: Springer-Verlag, 1999.
8. A. Shaw, "Reasoning about time in higher-level language software," IEEE Trans. Softw. Eng., vol. 15, no. 7, pp. 875-889, Jul. 1989.
9. C. A. Healy, R. D. Arnold, F. Mueller, D. B. Whalley, and M. G. Harmon, "Bounding pipeline and instruction cache performance," IEEE Trans. Comput., vol. 48, no. 1, pp. 53-70, Jan. 1999.
10. H. Theiling, C. Ferdinand, and R. Wilhelm, "Fast and precise WCET prediction by separated cache and path analyses," Real-Time Systems, vol. 18, no. 2/3, pp. 157-179, May 2000.
11. J. Engblom and A. Ermedahl, "Pipeline timing analysis using a trace-driven simulator," in Proc. IEEE Real-Time Computing Systems and Applications (RTCSA '99), Hong Kong, China, Dec. 13-15 1999, pp. 88-95.
12. F. Wolf and R. Ernst, "Data flow based cache prediction using local simulation," in Proc. IEEE High-Level Design Validation and Test Workshop, Berkeley, CA, Nov.8-10 2000, pp. 155-160.
13. P. Puschner and C. Koza, "Calculating the maximum execution time of real-time programs," Real-Time Syst., vol. 1, no. 2, pp. 159-176, Sep. 1989.
14. Y.-T. S. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 12, pp. 1477-1487, dec 1997.
15. S. Edgar and A. Burns, "Statistical analysis of wcet for scheduling," in Proc. IEEE Real-Time Systems Symposium (RTSS '01), London, England, Dec.3-6 2001, pp. 215-224.
16. A. Colin and S. Petters, "Experimental evaluation of code properties for wcet analysis," in Proc. IEEE Real-Time Systems Symposium (RTSS '03), Cancun, Mexico, Dec.3-5 2003, pp. 190-199.
17. R. Kirner, P. Puschner, and I. Wenzel, "Measurement based worst-case execution time analysis using automatic test-data generation," in International Workshop on Worst-Case Execution Time Analysis (WCET '04), Catania, Italy, Jun.29-Jul.2 2004, pp. 67-70.