Pipeline timing analysis using a trace-driven simulator

Proceedings - 6th International Conference on Real-Time Computing Systems and Applications, RTCSA 1999

Volumn , Issue , 1999, Pages 88-95

  Engblom, J ^a   Ermedahl, A ^b  

^a IAR Systems   (Sweden)

^b UPPSALA UNIVERSITY   (Sweden)

Author keywords

Embedded systems; Hard real Time; Pipeline analysis; WCET

Indexed keywords

EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; PIPELINE PROCESSING SYSTEMS; PIPELINES; PROGRAM PROCESSORS; SIMULATORS; TIMING CIRCUITS;

EMBEDDED DEVELOPMENT; EMBEDDED REAL TIME SYSTEMS; EXECUTION TIME PREDICTIONS; HARD REAL-TIME; PIPELINED PROCESSOR; STANDARD SIMULATORS; WCET; WORST-CASE EXECUTION TIME ANALYSIS;

REAL TIME SYSTEMS;

EID: 84910093243     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.1999.811197     Document Type: Conference Paper

References (23)

1. ARM Ltd. ARM7 Data Sheet, December 1994.
2. N. Audsley, A. Burns, R. Davis, K. Tindell, and A. Wellings. Fixed priority pre-emptive scheduling: An historical perspective. Real-Time Systems, 8(2/3):129-154, 1995.
3. L. Casparsson, A. Rajnak, K. Tindell, and P. Malmberg. Volcano-A revolution in on-board communications. Volvo Technology Report, 1:9-19, 1998.
4. J. Engblom, A. Ermedahl, M. Sjodin, J. Gustafsson, and H. Hansson. Towards industry-strength worst case execution time analysis. Technical Report ASTEC 99/02, Advanced Software Technology Center (ASTEC), April 1999.
5. A. Ermedahl and J. Gustafsson. Deriving annotations for tight calculation of execution time. In Proc. Euro-Par97 Parallel Processing, LNCS 1300, pages 1298-1307. Springer Verlag, August 1997.
6. C. Ferdinand, F. Martin, and R. Wilhelm. Applying compiler techniques to cache behavior prediction. In Proc. ACM SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems (LCT-RTS97), 1997.
7. C. Healy, R. Arnold, F. Muller, D. Whalley, and M. Harmon. Bounding pipeline and instruction cache performance. IEEE Zkansactions on Computers, 48( l), January 1999.
8. C. Healy, M. Sjodin, V. Rustagi, and D. Whalley. Bounding loop iterations for timing analysis. In Proc. 4th IEEE Real-Tame Technology and Applications Symposium (RTAS98), June 1998.
9. J. Heinrich. MIPS R4OOO Microprocessor Users Manual. MIPS Technologies Inc., Znd edition, 1994.
10. J. L. Hennessy and D. A. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers Inc., 2nd edition, 1996. ISBN 1-55860-329-8.
11. Hitachi Europe Ltd. SH7700 Series Programming Manual, September 1995.
12. Y-T. S. Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. In Proc. of the 32:nd Design Automation Conference, pages 456-461, 1995.
13. S.-S. Lim, Y. H. Bae, C. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, and C. S. Ki. An accurate worst-case timing analysis for risc processors. IEEE Transactions on Software Engineering, 21(7):593-604, July 1995.
14. T. Lundqvist and P. Stenstrom. An integrated path and timing analysis method based on cycle-level symbolic execution. Journal of Real-Time Systems, November 1999.
15. T. Lundqvist and P. Stenstrom. Timing anomalies in dynamically scheduled microprocessors. Technical Report 99-5, Chalmers University of Technology, 1999.
16. F. Muller. Timing predictions for multi-level caches. In Proc. AGM SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems (LCT-RTS97), pages 29-36, Jun 1997.
17. NEC. V850 Family 32/1 &bit Single Chip Microcontroller Users Manual: Architecture, 4th edition, 1995.
18. G. Ottosson and M. Sjodin. Worst-case Execution Time Analysis for Modern Hardware Architectures. In Proc. AGM SIGPLA N Workshop on Languages, Compilers and Tools for Real-Time Systems (LCT-RTS97), June 1997.
19. C. Y. Park and A. C. Shaw. Experiments with a program timing tool based on a source-level timing schema. In Proc. 11 th IEEE Real-Time Systems Symposium (RTSSgO), pages 72-81, December 1990.
20. P. Puschner and A. Schedl. Computing maximum task execution times with linear programming techniques. Technical report, Technische Universitat, Institut fur Technische Informatik, Wien, April 1995.
21. F. Stappert and P. Altenbernd. Complete worst-case execution time analysis of straight-line hard real-Time programs. Technical Report 27-97, C-LAB, Paderborn, 1997.
22. H. Theiling and C. Ferdinand. Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. In Proc. l g t h IEEE Real-Time Systems Symposium (RTSS98), December 1998.
23. R. White, F. Muller, C. Healy, D. Whalley, and M. Harmon. Timing analysis for data caches and set-Associative caches. In Proc. 3Td IEEE Real-Time Technology and Applications Symposium (RTAS97), pages 192-202, June 1997.