Performance analysis of embedded software using implicit path enumeration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 12, 1997, Pages 1477-1487

  Li, Yau Tsun Steven ^a   Malik, Sharad ^a  

^a Monterey Design Systems   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE SELECTION AND EVALUATION; CONSTRAINT THEORY; NUMERICAL ANALYSIS; PERFORMANCE; REAL TIME SYSTEMS;

EMBEDDED COMPUTER SYSTEMS;

PROGRAM PROCESSORS;

EID: 0031389210     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.664229     Document Type: Article

References (15)

1. A.M. van Tilborg and G. M. Koob, Eds., Foundations of Real-Time Computing: Scheduling and Resource Management. Norwell, MA: Kluwer, 1991.
2. P. Puschner and C. Koza, "Calculating the maximum execution time of real-time programs," J. Real-Time Syst., vol. 1, no. 2, pp. 160-176, Sept. 1989.
3. E. Kligerman and A.D. Stoyenko, "Real-Time Euclid: A language for reliable real-time systems," IEEE Trans. Software Eng., vol. SE-12, pp. 941-949, Sept. 1986.
4. A.K. Mok, P. Amerasinghe, M. Chen, and K. Tantisirivat, "Evaluating right execution time bounds of programs by annotations," in Proc. 6th IEEE Workshop Real-Time Operating Systems and Software, May 1989, pp. 74-80.
5. C.Y. Park, Predicting Deterministic Execution Times of Real-Time Programs, Ph.D. dissertation, University of Washington, Seattle, Aug. 1992.
6. R.B. Hitchcock, "Timing verification and the timing analysis program," in Proc. 19th Design Automation Conf., June 1982, pp. 594-604.
7. S. Devadas, K. Keutzer, and S. Malik, "Computation of floating mode delay in combinational circuits: Theory and algorithms," IEEE Trans. Computed-Aided Design, vol. 12, pp. 1913-1923, Dec. 1993.
8. A.V. Aho, R. Sethi, and J. D. Ullman, Compilers Principles, Techniques, and Tools. Reading, MA: Addison-Wesley, 1986.
9. A.C. Shaw, "Reasoning about time in higher-level language software," IEEE Trans. Software Eng., vol. 15, pp. 875-889, July 1989.
10. Y.-T.S. Li, S. Malik, and A. Wolfe, "Performing estimation of embedded software within instruction cache modeling," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1995, pp. 380-337.
11. Intel Corporation, 1960KA/KB Microprocessor Programmer's Reference Manual. Santa Clara, CA: Intel Books, 1991.
12. R. Arnold, F. Mueller, D. Whalley, and M. Harmon, "Bounding worst-case instruction cache performance," in Proc. 15th IEEE Real-Time Systems Symp., Dec. 1994, pp. 172-181.
13. R.K. Gupta, Co-Synthesis of Hardware and Software for Digital Embedded Systems, Ph.D. dissertation, Stanford University, Stanford, CA, Dec. 1993.
14. Intel Corporation, "QT960 user manual," Santa Clara, CA, 1990.
15. A. Sultan, Linear Programming, An Introduction with Applications. New York: Academic, 1993.