Compact modeling of amorphous-silicon thin-film transistors with BSIM3

Journal of the Society for Information Display

Volumn 16, Issue 11, 2008, Pages 1147-1155

  Shringarpure, Rahul ^a   Venugopal, Sameer ^a   Kaftanoglu, Korhan ^a   Clark, Lawrence T ^a   Allee, David R ^a   Bawolek, Edward ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

AMLCD; Amorphous silicon thin film transistors; BSIM3; Circuit simulation; Device modeling; Kickback voltage

Indexed keywords

CIRCUIT SIMULATION; CURVE FITTING; DRAIN CURRENT; PORT TERMINALS; POWDERS; SEMICONDUCTING ORGANIC COMPOUNDS; SEMICONDUCTING SILICON; SILICON; THIN FILM DEVICES; THIN FILM TRANSISTORS; TRANSISTORS;

AMLCD; AMORPHOUS-SILICON THIN-FILM TRANSISTORS; BSIM3; DEVICE MODELING; KICKBACK VOLTAGE;

AMORPHOUS SILICON;

EID: 55349121203     PISSN: 10710922     EISSN: None     Source Type: Journal    
DOI: 10.1889/JSID16.11.1147     Document Type: Article

References (17)

1. T. Leroux, "Static and dynamic analysis of amorphous-silicon field effect transistors," Solid-State Electron. 29, No. 1, 47-58 (1956).
2. K. Khakzar and E. H. Lueder, "Modeling of amorphous-silicon thinfilm transistors for circuit simulations with SPICE," IEEE Trans. Electron Devices 39, No. 6, 1428-1434 (1992).
3. M. S. Shur, M. D. Jacunski, H. C. Slade, and M. Hack, "Analytical models for amorphous and poly silicon thin film transistors," J. Soc. Info. Display 3, 223-235 (1995).
4. P. K. Ko and C. Hu, BSIM3υ3 Manual (Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, 1995).
5. S. C. Deane and M. J. Powell, "Field-effect conductance in amorphous-silicon thin-film transistors with a defect pool density of states," J. Appl. Phys. 74(11), 6655-6666 (Dec. 1993).
6. H. C. Slade and M. S. Shur, "Analysis of bias stress on unpassivated hydrogenated amorphous silicon thin-film transistors," IEEE Trans. Electron Devices 45, 1548-1553 (July 1998).
7. D. W. Greve, Field Effect Devices and Applications (Prentice-Hall, Inc., Upper Saddle River, N.J., 1998), pp. 276-294.
8. W. Liu, Mosfet Models for Spice Simulation, Including BSIM3υ3 and BSIM4, 1st edn. (Wiley New York, 1999), pp. 200-222.
9. N. Ibaraki, M. Kigoshi, K. Fukuda, and J. Kobayashi, "Threshold voltage instability of a-Si:H TFTs in liquid crystal displays," J. Non-Crystalline Solids 115, 138-140 (1989).
10. R. Shringarpure et al., "Circuit simulation of threshold-voltage degradation in a-Si:H TFTs fabricated at 175," IEEE Trans. Electron Devices 54, 1781-1783 (July 2007).
11. N. T. Golo, F. G. Kuper, and T. J. Mouthaan, "Analysis of the electrical breakdown in hydrogenated amorphous silicon thin-film transistors," IEEE Tram. Electron Devices 49, No. 6, 1012-1018 (June 2002).
12. D. K. Schroder, Semiconductor Material and Device Characterization, 2nd edn. (Wiley, New York, 2001), pp. 459-463.
13. L. Wang et al., "Self-heating and kink effects in a a-Si:H thin-film transistors," IEEE Trans. Electron Devices 47, 387 (Feb. 2001).
14. M. Valdinoci et al., "Floating body effects in polysilicon thin-film transistors," IEEE Trans. Electron Devices 44, No. 12, 2234-2241 (Dec. 1997).
15. J. S. Choi and G. W. Neudeck, "Frequency-dependent capacitance-voltage characteristics for amorphous silicon-based metal-insulator-semiconductor structures," IEEE Trans. Electron Devices 39, No. 11, 2515-2522 (Nov. 1992).
16. P. Servati and A. Nathan, "Modeling of the reverse characteristics of a-Si:H TFTs," IEEE Trans. Electron Devices 49, 812-819 (May 2002).
17. J. L. Pelloie et al., "Effect of back gate conduction on 0.25pm SOI devices," IEEE IEDM Technical Digest, 653-656 (1994).