메뉴 건너뛰기




Volumn 52, Issue 11, 2008, Pages 1722-1729

Compact model of output conductance in nanoscale bulk MOSFET based on 2D analytical calculations

Author keywords

2D Poisson; Bulk MOSFET; Channel length modulation; Conformal mapping; Output conductance

Indexed keywords

CIRCUIT SIMULATION; CONFORMAL MAPPING; MODULATION; MOSFET DEVICES; POISSON DISTRIBUTION;

EID: 55049119879     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2008.06.043     Document Type: Article
Times cited : (1)

References (10)
  • 2
    • 49749131836 scopus 로고    scopus 로고
    • Huang J et al. A physical model for MOSFET output resistance. In: Proceedings IEDM 1992; 1992. p. 569-72.
    • Huang J et al. A physical model for MOSFET output resistance. In: Proceedings IEDM 1992; 1992. p. 569-72.
  • 3
    • 0030396983 scopus 로고    scopus 로고
    • A new analytical method of solving 2D Poisson's equation in MOS devices applied to threshold voltage and subthreshold modeling
    • Kloes A., and Kostka A. A new analytical method of solving 2D Poisson's equation in MOS devices applied to threshold voltage and subthreshold modeling. Solid-State Electron 39 4 (1996)
    • (1996) Solid-State Electron , vol.39 , Issue.4
    • Kloes, A.1    Kostka, A.2
  • 4
    • 34248525912 scopus 로고    scopus 로고
    • Self-consistent 2D compact modeling of nanoscale bulk MOSFETs
    • Kloes A., and Weidemann M. Self-consistent 2D compact modeling of nanoscale bulk MOSFETs. Solid-State Electron 51 5 (2007)
    • (2007) Solid-State Electron , vol.51 , Issue.5
    • Kloes, A.1    Weidemann, M.2
  • 5
    • 0036923438 scopus 로고    scopus 로고
    • Finfet scaling to 10 nm gate length
    • Yu B. Finfet scaling to 10 nm gate length. IEDM Tech Digest (2002) 251-254
    • (2002) IEDM Tech Digest , pp. 251-254
    • Yu, B.1
  • 6
    • 0036684706 scopus 로고    scopus 로고
    • Finfet design considerations based on 3-D simulation and analytical modeling
    • Pei G., et al. Finfet design considerations based on 3-D simulation and analytical modeling. IEEE Trans Electron Dev 49 8 (2002)
    • (2002) IEEE Trans Electron Dev , vol.49 , Issue.8
    • Pei, G.1
  • 8
    • 55049107994 scopus 로고
    • Modeling of scaled-down MOS transistors
    • Klaassen F., and de Groot W. Modeling of scaled-down MOS transistors. Solid-State Electron 23 (1980) 376-389
    • (1980) Solid-State Electron , vol.23 , pp. 376-389
    • Klaassen, F.1    de Groot, W.2
  • 9
    • 0343777410 scopus 로고    scopus 로고
    • Predictmos - a predictive compact model of small-geometry MOSFETs for circuit simulation and device scaling calculations
    • Kloes A., and Kostka A. Predictmos - a predictive compact model of small-geometry MOSFETs for circuit simulation and device scaling calculations. Solid-State Electronics 44 7 (2000)
    • (2000) Solid-State Electronics , vol.44 , Issue.7
    • Kloes, A.1    Kostka, A.2
  • 10
    • 55049103011 scopus 로고    scopus 로고
    • Synopsys, Inc., TCAD Sentaurus, x-2005.10 Edition; 2005.
    • Synopsys, Inc., TCAD Sentaurus, x-2005.10 Edition; 2005.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.