Low-power ternary content-addressable memory design using a segmented match line

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 6, 2008, Pages 1485-1494

  Baeg, Sanghyeon ^a  

^a Hanyang University   (South Korea)

Author keywords

Content addressable memory (CAM); Low power design; Match line; Memory architecture; Memory architecture match line

Indexed keywords

ASSOCIATIVE STORAGE; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; LOGIC GATES; TERNARY CONTENT ADRESSABLE MEMORY;

COMPARISON RESULT; DISCHARGE CAPABILITY; LOW VOLTAGE SWINGS; LOW-POWER DESIGN; MATCH LINE; MEMORY ARCHITECTURE MATCH-LINE; POWER REDUCTIONS; TERNARY CONTENT ADDRESSABLE MEMORY;

MEMORY ARCHITECTURE;

EID: 53849127858     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.916624     Document Type: Article

References (13)

1. F. Shafai, K. Schultz, G. Gibson, and A. Bluschke, "Fully parallel 30-MHz, 2.5-Mb CAM," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1690-1696, Nov. 1998.
2. C. Lin, J. Chang, and B. Liu, "A low-power precomputation-based fully parallel content-addressable memory," IEEE J. Solid-State Circuits vol. 38, no. 4, pp. 654-662, Apr. 2003.
3. C. Zukowski and S. Wang, "Use of selective precharge for low-power content-addressable memories," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 9-12, 1997, pp. 1788-1791.
4. M. Khellah and M. Elmasry, "Use of charge sharing to reduce energy consumption in wide fain-in gates," in Proc. IEEE Int. Symp. Circuits Syst., 1998, pp. 9-12.
5. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A Ternary Content-Addressable Memory(TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
6. I. Hsiao, D. Wang, and C. Jen, "Power modeling and low-power design of content addressable memories," in Proc. IEEE Int. Symp. Circuits Syst., 2001, vol. 4, pp. 926-929.
7. K. E. Grosspietsch, "Associative processors and memories: A survey," IEEE Micro, pp. 12-19, Jun. 1992.
8. I. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1958-1966, Nov. 2003.
9. S. H. Hall, G. W. Hall, and J. A. Mcall, High-Speed Digital System Design. New York: Wiley, 2000.
10. R. J. Baker, CMOS Circuit Design, Layout, and Simulation, 2nd ed. New York: Wiley, 2005.
11. M. Kobayashi, T. Murase, and A. Kuriyma, "A longest prefix match search engine for multi-gigabit IP processing," in Proc. IEEE Int. Conf. Commun., Jun. 2000, vol. 3, pp. 1360-1364.
12. K. Pagiatzis and A. Sheikholeslami, "Content-Addressable Memory (CAM) circuits and architectures:ATutorial and survey," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 712-727, Mar. 2006.
13. G. Kasai, Y. Takarabe, K. Furumi, and M. Yoneda, "200-MHz/200-MSPS 3.2 W at 1.5-V Vdd, 9.4-Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), 2003, pp. 387-390.