Design and comparison of three 20-Gb/s backplane transceivers for duobinary, PAM4, and NRZ data

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 9, 2008, Pages 2120-2133

  Lee, Jri ^a,b   Chen, Ming Shuan ^b   Wang, Huai De ^b  

^a IEEE

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Backplane transceiver; Bit error rate (BER); Duobinary; Non return to zero (NRZ); Pulse amplitude modulation (PAM4)

Indexed keywords

OPTICAL DESIGN;

BACKPLANE TRANSCEIVER; BACKPLANE TRANSCEIVERS; BIT ERROR RATE (BER); CMOS TECHNOLOGIES; DATA FORMATTING; DUOBINARY; ERROR-FREE OPERATIONS; FR-4 BOARDS; NON-RETURN-TO-ZERO (NRZ); NRZ DATA; PULSE-AMPLITUDE MODULATION (PAM4);

TRANSCEIVERS;

EID: 52249102222     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.2001934     Document Type: Article

References (14)

1. 100 Gigabit Ethernet Forum - 100G Ethernet Forum NG Ethernet Forum [Online]. Available: http://ng-ethernet.com/ethernet_forum/index.php?c=2
2. A. Lender, "The duobinary technique for high-speed data transmission," IEEE Trans. Commun. Electron., vol. 82, pp. 214-218, May 1963.
3. J. H. Sinsky et al., "High-speed electrical backplane transmission using duobinary signaling," IEEE Trans. Microw. Theory Tech., vol. 53, no. 1, pp. 152-160, Jan. 2005.
4. K. Yamaguchi et al., "12 Gb/s duobinary signaling with × 2 over-sampled edge equalization," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 70-71.
5. J. Sinsky et al, "10 Gb/s duobinary signaling over electrical backplanes-Experimental results and discussion," Lucent Technologies, Bell Labs [Online]. Available: http://www.ieee802.org/3/ap/public/jul04/ sinsky_01_0704.pdf
6. F. Stremler, Introduction to Communication System, 3rd ed. Reading, MA: Addison-Wesley, 1990.
7. M. Tomlinson, "New automatic equalizer employing modulo arithmetic," Electron. Lett., vol. 7, pp. 138-139, Mar. 1971.
8. H. Shankar, "Duobinary modulation for optical systems," Inphi Corp. [Online]. Available: http://www.inphi-copr.com/products/whitepapers/ DuobinaryModulation.ForOpticalSystems.pdf
9. J. Lee, "A 75-GHz PLL in 90-nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 432-433.
10. J. Lee et al., "A 20-Gb/s duobinary transceiver in 90-nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2008, pp. 102-103.
11. C. Menolfi et al., "A 25 Gb/s PAM4 transmitter in 90-nm CMOS SOI," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 72-73.
12. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2002.
13. T. Toifl et al., "A 22-Gb/s PAM-4 receiver in 90-nm. CMOS SOI technology," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 954-965, Apr. 2006.
14. H. Tao et al., "40-43-Gb/s OC-768 16:1 MUX/CMU chipset with SFI-5 compliance," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2169-2180, Dec. 2003.