Fast frequency acquisition all-digital PLL using PVT calibration

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 2625-2628

  Jeon, Hae Soo ^a   You, Duk Hyun ^a   Park, In Cheol ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ARSENIC COMPOUNDS; CMOS INTEGRATED CIRCUITS; COMPUTER NETWORKS; DIGITAL ARITHMETIC; FORECASTING; OSCILLATORS (ELECTRONIC); SENSORS; TECHNICAL PRESENTATIONS;

FREQUENCY ACQUISITION;

MERGERS AND ACQUISITIONS;

EID: 51749125239     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541995     Document Type: Conference Paper

References (8)

1. J. Dunning, G. Garcia, J. Lundberg, and Ed Nuckolls, " An all-digital phase-locked loop with 50-cycle lock time suitable for high performance microprocessors," IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 412-422, Apr. 1995.
2. P.-L. Chen, C.-C. Chung, J.-N. Yang and C.-Y. Lee, "A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1275-1285, June 2006.
3. T. Y. Hsu, B. J. Shieh, and C. Y. Lee, "An all digital phase-locked loop (ADPLL) based clock recovery circuit," IEEE J. Solid-State Circuits, vol.34, no. 8, pp. 1063-1073, Aug. 1999.
4. R. B. Staszewski and P. T. Balsara, ALL-digital frequency synthesizer in deep-submicron CMOS. John Wiley & Sons, Inc. 2006.
5. F. M. Gardner, Phaselock Techniques. John Wiley & Sons, Inc. 2005.
6. K. J. Nowka et al., "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE J. Solid-State Circuits, vol. 37, no.11, pp. 1441-1447, Nov. 2002.
7. T. Watanabe and S. Yamauchi, "An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time," IEEE J. Solid-State Circuits, Vol. 38, no. 2, pp. 198-204, Feb. 2003.
8. C.-T. Wu, W. Wang, I.-C. Wey and A.-Y Wu, "A frequency estimation algorithm for ADPLL designs with two-cycle lock-in time," in Proc. IEEE Int. Symp. Circuits and Systems, pp. 4082-4085, May 2006.