A real-time spike-domain sensory information processing system

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1919-1922

  Mallik, Udayan ^a   Vogelstein, R Jacob ^b   Culurciello, Eugenio ^c   Etienne Cummings, Ralph ^a   Cauwenberghs, Gert ^a  

^a Johns Hopkins University   (United States)

^b Johns Hopkins University   (United States)

^c Yale University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS-EVENT REPRESENTATION; APPLICATION-SPECIFIC; BIT-PARALLEL; CONTINUOUS TIME; CORTICAL NETWORK; HIERARCHICAL MODEL; INTEGRATE-AND-FIRE NEURONS; LARGE-SCALE ARRAYS; NEURAL ACTIVITY; NEUROMORPHIC; RE-CONFIGURABLE; SENSORY INFORMATION; SENSORY INFORMATION PROCESSING; SILICON ARRAYS; SILICON NEURON; SILICON RETINA;

HIERARCHICAL SYSTEMS; NEURONS; VISUAL COMMUNICATION;

NETWORKS (CIRCUITS);

EID: 63649124317     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464988     Document Type: Conference Paper

References (20)

1. M. Sivilotti, "Wiring considerations in analog VLSI systems, with application to field-programmable networks," Ph.D. dissertation, California Institute of Technology, Pasadena, CA, 1991.
2. M. Mahowald, An analog VLSI system for stereoscopic vision. Boston, MA: Kluwer Academic Publishers, 1994.
3. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Sivilotti, and D. Gillespie, "Silicon auditory processors as computer preipherals," IEEE Trans. Neural Networks, vol. 4, no. 3, pp. 523-528, 1993.
4. T. Y. W. Choi, B. E. Shi, and K. A. Boahen, "A multi-chip implementation of cortical orientation hypercolumns," in ISCAS' 04, vol. 3, May 2004, pp. 13-16.
5. -, "An ON-OFF orientation selective address event representation image transceiver chip," IEEE Trans. Circuits and Systems I: Regular Papers, vol. 51, no. 2, pp. 342-353, February 2004.
6. B. E. Shi, E. K. C. Tsang, and P. S. P. Au, "An ON-OFF temporal filter circuit for visual motion analysis," in ISCAS'04, vol. 3, May 2004, pp. 85-88.
7. E. Chicca, G. Indiveri, and R. J. Douglas, "An event-based VLSI network of integrate-and-fire neurons," in ISCAS'04, vol. 5, May 2004, pp. 357-360.
8. D. H. Goldberg, G. Cauwenberghs, and A. G. Andreou, "Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons," Neural Networks, vol. 14, no. 6-7, pp. 781-793, 2001.
9. C. M. Higgins and C. Koch, "Multi-chip neuromorphic motion processing," in Proc. 20th Anniversary Conference on Advanced Research in VLSI, D. S. Wills and S. P. DeWeerth, Eds. Los Alamitos, CA: IEEE Computer Society, 1999, pp. 309-323.
10. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbrück, and R. Douglas, "Orientation-selective aVLSI spiking neurons," in Advances in Neural Information Processing Systems 14, T. G. Dietterich, S. Becker, and Z. Ghahramani, Eds. Cambridge, MA: MIT Press, 2002.
11. N. Kumar, W. Himmelbauer, G. Cauwenberghs, and A. Andreou, "An analog VLSI chip with asynchronous interface for auditory feature extraction," IEEE Trans. Circuits and Systems II, vol. 45, no. 5, pp. 600-606, 1998.
12. R. J. Vogelstein, U. Mallik, E. Culurciello, G. Cauwenberghs, and R. Etienne-Cummings, "Saliency-driven image acuity modulation on a reconfigurable silicon array of spiking neurons," in Advances in Neural Information Processing Systems 17, L. K. Saul, Y.Weiss, and L. Bottou, Eds. Cambridge, MA: MIT Press, 2005.
13. E. Culurciello, R. Etienne-Cummings, and K. A. Boahen, "A biomorphic digital image sensor," IEEE J. Solid-State Circuits, vol. 38, no. 2, 2003.
14. -, "Second generation of high dynamic range, arbitrated digital imager," in ISCAS'04, vol. 4,May 2004, pp. 828-831.
15. R. J. Vogelstein, U. Mallik, E. Culurciello, R. Etienne- Cummings, and G. Cauwenberghs, "Spatial acuity modulation of an address-event imager," in ICECS'04, 2004.
16. M. Riesenhuber and T. Poggio, "Hierarchical models of object recognition in cortex," Nature Neuroscience, vol. 2, no. 11, pp. 1019-1025, 1999.
17. R. J. Vogelstein, U. Mallik, and G. Cauwenberghs, "Silicon spike-based synaptic array and address-event transceiver," in ISCAS'04, vol. 5, May 2004, pp. 385-388.
18. A. J. Yu, M. A. Giese, and T. A. Poggio, "Biophysiologically plausible implementations of the maximum operation," Neural Computation, vol. 14, no. 12, pp. 2857-2881, 2002.
19. R. J. Vogelstein, U. Mallik, and G. Cauwenberghs, "Array of spiking silicon neurons and address-event transceiver," manuscript in preparation.
20. R. J. Vogelstein, F. Tenore, R. Philipp, M. S. Adlerstein, D. H. Goldberg, and G. Cauwenberghs, "Spike timingdependent plasticity in the address domain," in Advances in Neural Information Processing Systems 15, S. Becker, S. Thrun, and K. Obermayer, Eds. Cambridge, MA: MIT Press, 2003.