New insights on ling adders

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2008, Pages 227-232

  Vázquez, Alvaro ^a   Antelo, Elisardo ^a  

^a UNIVERSITY OF SANTIAGO DE COMPOSTELA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC SYSTEMS; FLOATING-POINT UNITS; INTERNATIONAL CONFERENCES;

ADDERS;

EID: 51649124965     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2008.4580183     Document Type: Conference Paper

References (15)

1. N. Burgess, "The Flagged Prefix Adder and its Applications in Integer Arithmetic", Journal of VLSI Signal Processing, vol. 31, no. 3, pp. 263-271, July 2002.
2. G. Dimitrakopoulos and D. Nikolos, "High-Speed Parallel-Prefix VLSI Ling Adders", IEEE Trans. on Computers, vol. 54, no. 2, pp. 225-231, Feb. 2005.
3. R.W. Doran, "Variants of an Improved Carry-Lookahead Adder", IEEE Trans. on Computers, vol. 37, no. 9, pp. 1110-1113, Sep. 1988.
4. M. Ercegovac and T. Lang, "Digital Arithmetic", Morgan Kauffman, 2003.
5. J. Grad and J.E. Stine, "A Hybrid Ling Carry-Select Adder", in Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004, vol. 2, pp. 1363-1367, Nov. 2004.
6. S. Knowles, "A Family of Adders", in Proc. 15th IEEE Symposium on Computer Arithmetic, pp. 277-284, June 2001.
7. H. Ling, "High-Speed Binary Adder", IBM Journal of Research and Development, vol 25, pp. 156-166, May 1981.
8. S.K. Mathew et al., "A 4-GHz 300-mW 64-bit Integer Execution ALU with Dual Supply Voltages in 90-nm CMOS", IEEE Journal of Solid-State Circuits, vol. 40, no 1, pp. 44-51, Jan. 2005.
9. S. Naffziger, "A Sub-Nanosecond 0.5μm 64b Adder Design", in Proc. IEEE Solid-State Circuits Conf., pp. 362-363, Feb. 1996.
10. A. Tyagi, "A Reduced-Area Scheme for Carry-Select Adders", IEEE Trans. on Computers, vol. C-42, no. 10, pp. 1163-1170, Oct. 1993.
11. B. Zeydel, T. Kluter, and V. Oklobdzija, "Efficient Mapping of Addition Recurrence Algorithms in CMOS", in Proc. 17th IEEE Symposium on Computer Arithmetic, pp. 107-113, June 2005.
12. N. Quach and M. J. Flynn, "High Speed Addition in CMOS", IEEE Trans. on Computers, vol. 41, no. 12, pp. 1612-1615, Dec. 1992.
13. Y. Wang, C. Pai, and X. Song, "The Design of Hybrid Carry-Lookahed/Carry-Select Adders", IEEE Trans. Circuits Syst. II, vol. 49, no. 1, pp. 16-24, Jan. 2002.
14. R. Zimmermann, "Binary Adder Architectures for Cell-Based VLSI and their Synthesis", Swiss Federal Institute of Technology Zurich, 1998.
15. R. Zlatanovici et al., "Power-Performance Optimal 64-Bit Carry-Lookahead Adders", in Proc. ESSCIRC 2003, pp. 321-324, Sep. 2003.