The flagged prefix adder and its applications in integer arithmetic

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 31, Issue 3, 2002, Pages 263-271

  Burgess, Neil ^a  

^a CARDIFF UNIVERSITY   (United Kingdom)

Author keywords

Absolute difference; Computer arithmetic; End around carry; Prefix adders

Indexed keywords

ADDERS; DIGITAL COMMUNICATION SYSTEMS; IMAGE COMPRESSION; PROGRAM PROCESSORS; TRANSISTORS;

ARITHMETIC PROCESSORS;

DIGITAL ARITHMETIC;

EID: 0036644446     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1015421507166     Document Type: Article

References (19)

1. Arithmetic processor design for the T9000 transputer
2. Conditional-sum addition logic
3. Carry-select adder
4. Rounding algorithms for IEEE multipliers
5. 167 MHz floating-point multiplier
6. On the addition of binary numbers
7. A family of adders
8. Multiplexer based adder for media signal processing
9. A reduced-area scheme for carry-select adders
10. The SNAP project: Towards sub-nanosecond arithmetic
11. Efficient implementation of rounding units
12. Reduced latency IEEE floating-point adder architectures
13. Parallel prefix computation
14. The flagged prefix adder for dual additions
15. n ± 1 addition and multiplication
16. A parallel algorithm for the efficient solution of a general class of recurrence relations