-
1
-
-
85165859329
-
-
A. Frier, P. Karlton, and P. Kocher, The SSL Protocol Version 3.0, Netscape, Nov. 1996
-
A. Frier, P. Karlton, and P. Kocher, The SSL Protocol Version 3.0, http://wp.netscape.com/eng/ssl3/draft302.txt, Netscape, Nov. 1996.
-
-
-
-
2
-
-
0003068282
-
Security Architecture for the Internet Protocol, IETF Network Working Group
-
S. Kent and R. Atkinson, Security Architecture for the Internet Protocol, IETF Network Working Group, 1998, rFC 2401.
-
(1998)
rFC 2401
-
-
Kent, S.1
Atkinson, R.2
-
3
-
-
0007527004
-
What is a VPN? - Part I
-
June
-
P. Fergguson and G. Huston, "What is a VPN? - Part I," The Internet Protocol Jour., vol. 1, no. 1, pp. 2-19, June 1998, http://www.cisco.com/warp/public/759/.
-
(1998)
The Internet Protocol Jour
, vol.1
, Issue.1
, pp. 2-19
-
-
Fergguson, P.1
Huston, G.2
-
4
-
-
0034851535
-
CryptoManiac: A fast flexible architecture for secure communication
-
L. Wu, C. Weaver, and T. Austin, "CryptoManiac: A fast flexible architecture for secure communication," in Proc. 28th Ann. Int'l Symp. on Computer Architecture, 2001, pp. 110-119.
-
(2001)
Proc. 28th Ann. Int'l Symp. on Computer Architecture
, pp. 110-119
-
-
Wu, L.1
Weaver, C.2
Austin, T.3
-
5
-
-
1942455360
-
Design and implementation of a private and public key crypto processor and its application to a security system
-
Feb
-
H.-W. Kim and S. Lee, "Design and implementation of a private and public key crypto processor and its application to a security system," IEEE Trans. on Consumer Electronics, vol. 50, no. 1, pp. 214-224, Feb. 2004.
-
(2004)
IEEE Trans. on Consumer Electronics
, vol.50
, Issue.1
, pp. 214-224
-
-
Kim, H.-W.1
Lee, S.2
-
6
-
-
51849110669
-
Design and test of a scalable security processor
-
Shanghai, Jan
-
C.-P. Su, C-H. Wang, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, "Design and test of a scalable security processor," in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), Shanghai, Jan. 2005, pp. 372-375.
-
(2005)
Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC)
, pp. 372-375
-
-
Su, C.-P.1
Wang, C.-H.2
Cheng, K.-L.3
Huang, C.-T.4
Wu, C.-W.5
-
7
-
-
4444384253
-
Benefits and challenges for platform-based design
-
San Diego, June
-
A. Sangiovanni-Vincentelli, L. Carloni, F. D. Bernardinis, and M. Sgroi, "Benefits and challenges for platform-based design," in Proc. IEEE/ACM Design Automation Conf. (DAC), San Diego, June 2004, pp. 409-414.
-
(2004)
Proc. IEEE/ACM Design Automation Conf. (DAC)
, pp. 409-414
-
-
Sangiovanni-Vincentelli, A.1
Carloni, L.2
Bernardinis, F.D.3
Sgroi, M.4
-
8
-
-
84861427597
-
System-level design space exploration for security processor prototyping in analytical approaches
-
Shanghai, Jan
-
Y.-C. Lin, C.-W. Huang, and J.-K. Lee, "System-level design space exploration for security processor prototyping in analytical approaches," in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), Shanghai, Jan. 2005, pp. 372-375.
-
(2005)
Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC)
, pp. 372-375
-
-
Lin, Y.-C.1
Huang, C.-W.2
Lee, J.-K.3
-
9
-
-
18144378688
-
A test access control and test integration system for system-on-chip
-
Monterey, California, May
-
C.-W. Wang, J.-R. Huang, K.-L. Cheng, H.-S. Hsu, C-T. Huang, C-W. Wu, and Y.-L. Lin, "A test access control and test integration system for system-on-chip," in Sixth IEEE Int'l Workshop on Testing Embedded Core-Based System-Chips (TECS), Monterey, California, May 2002, pp. P2.1-P2.8.
-
(2002)
Sixth IEEE Int'l Workshop on Testing Embedded Core-Based System-Chips (TECS)
-
-
Wang, C.-W.1
Huang, J.-R.2
Cheng, K.-L.3
Hsu, H.-S.4
Huang, C.-T.5
Wu, C.-W.6
Lin, Y.-L.7
-
10
-
-
34547141220
-
Power estimation starategies for a low-power security processor
-
Shanghai, Jan
-
Y.-F. Lee, S.-Y. Huang, S.-Y. Hsu, L-L. Chen, C-T. Shieh, J.-C Lin, and S.-C. Chang, "Power estimation starategies for a low-power security processor," in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), Shanghai, Jan. 2005, pp. 367-371.
-
(2005)
Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC)
, pp. 367-371
-
-
Lee, Y.-F.1
Huang, S.-Y.2
Hsu, S.-Y.3
Chen, L.-L.4
Shieh, C.-T.5
Lin, J.-C.6
Chang, S.-C.7
-
11
-
-
0034513723
-
BRAINS: A BIST compiler for embedded memories
-
Yamanashi, Oct
-
C Cheng, C-T. Huang, J.-R. Huang, C.-W. Wu, C.-J. Wey, and M.-C. Tsai, "BRAINS: A BIST compiler for embedded memories," in Proc. IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Yamanashi, Oct. 2000, pp. 299-307.
-
(2000)
Proc. IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT)
, pp. 299-307
-
-
Cheng, C.1
Huang, C.-T.2
Huang, J.-R.3
Wu, C.-W.4
Wey, C.-J.5
Tsai, M.-C.6
|