An ultra-low-power and portable digitally controlled oscillator for SoC applications

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 11, 2007, Pages 954-958

  Sheng, Duo ^a   Chung, Ching Che ^a   Lee, Chen Yi ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

All digital phase locked loop (ADPLL); Cell based design; Digitally controlled oscillator (DCO); Hysteresis delay cell (HDC); Portable; Segmental delay line (SDL)

Indexed keywords

ELECTRIC POWER UTILIZATION; HYSTERESIS; POWER CONTROL; PROGRAMMABLE LOGIC CONTROLLERS;

ALL DIGITAL PHASE LOCKED LOOP; CELL-BASED DESIGN; DELAY CELL; DIGITALLY CONTROLLED OSCILLATORS; PORTABLE;

SYSTEM-ON-CHIP;

EID: 51649116475     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.903782     Document Type: Article

References (10)

1. J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, "An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 412-422, Apr. 1995.
2. T. Olsson and P. Nilsson, "A digitally controlled PLL for SoC applications," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 751-760, May 2004.
3. C.-C. Chung and C.-Y. Lee, "An all digital phase-locked loop for high-speed clock generation," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 347-351, Feb. 2003.
4. D. Sheng, C.-C. Chung, and C.-Y. Lee, "An all-digital phase-locked loop with high-resolution for SoC applications," in Proc. IEEE VLSIDAT Apr. 2006, pp. 207-210.
5. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, "All-digital PLL with ultra fast settling," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 2, pp. 181-185, Jan. 2007.
6. M. Maymandi-Nejad and M. Sachdev, "A monotonic digitally controlled delay element," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2212-2219, Nov. 2005.
7. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, "Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 815-828, Nov. 2003.
8. E. Roth, M. Thalmann, N. Felber, and W. Fichtner, "A delay-line based DCO for multimedia applications using digital standard cells only," in Proc. Dig. Tech. Papers ISSCC'03, Feb. 2003, pp. 432-433.
9. P.-L. Chen, C.-C. Chung, and C.-Y. Lee, "A portable digitally controlled oscillator using novel varactors," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 5, pp. 233-237, May 2005.
10. J. M. Rabaey, Digital Integrated Circuits - A Design Perspective, second ed. Englewood Cliffs, NJ: Prentice-Hall, 2003.