Statistical waveform and current source based standard cell models for accurate timing analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 227-230

  Goel, Amit ^a   Vrudhula, Sarma ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

Process variations; Statistical waveform models; Timing analysis

Indexed keywords

CURRENT SOURCE; PROCESS VARIATIONS; STATISTICAL WAVEFORM MODELS; TIMING ANALYSIS; WAVE FORMS;

COMPUTER AIDED DESIGN; DELAY CIRCUITS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC BATTERIES; ELECTRIC NETWORK ANALYSIS; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; PROCESS ENGINEERING; SPICE; STATIC ANALYSIS; STATISTICAL METHODS; STATISTICS; TIME MEASUREMENT;

MODAL ANALYSIS;

EID: 51549113022     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555813     Document Type: Conference Paper

References (10)

1. CCS Timing White Paper, synopsys inc.
2. C. S. Amin, F. Dartu, and Y. I. Ismail. Weibull based analytical waveform model. In ICCADc, 2003.
3. S. Bhardwaj, P. Ghanta, and S. Vrudhula. A framework for statistical timing analysis using non-linear delay and slew models. In ICCAD, 2006.
4. E. Dartu, N. Menezes, and L. Pilegg. Performance computation for precharacterized cmos gates with rc-loads. In IEEE Transactions on CAD, vol. 15, 1996.
5. A. R. et al. Accurate waveform modeling using singular value decomposition with applications to timing analysis. In DAC, 2007.
6. H. Fatemi, S. Nazarian, and M. Pedram. Statistical logic cell delay analysis using a current-based model. In DAC '06: Proceedings of the 43rd annual conference on Design automation, 2006.
7. R. G. Ghanem and P. Spanos. Stochastic Finite Elements: A Spectral Approach. Springer-Verlag, 1991.
8. A. Goel and S. Vrudhula. Current source based standard cell model for accurate signal integrity and timing analysis. In Proceedings of the Design Automation and Test in Europe Conference (DATE), 2008.
9. A. Korshak. An effective current source cell model for vdsm delay calculation. In ISQED, 2001.
10. B. Liu. Gate level statistical simulation based on parameterized models for process and signal variations. In ISQED '07: Proceedings of the 8th International Symposium on Quality Electronic Design, 2007.