Current source based standard cell model for accurate signal integrity and timing analysis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 574-579

  Goel, Amit ^a   Vrudhula, Sarma ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADMINISTRATIVE DATA PROCESSING; ATMOSPHERICS; CHLORINE COMPOUNDS; ELECTRIC BATTERIES; FEEDBACK CONTROL; INDUSTRIAL ENGINEERING; RELIABILITY; SIGNAL PROCESSING; STANDARDS; SWITCHING CIRCUITS; TESTING; TIME MEASUREMENT;

ANALYTICAL MODELLING; ARBITRARY SHAPES; AVERAGE ERRORS; CMOS TECHNOLOGIES; CONVENTIONAL METHODS; COUPLING EFFECTS; CURRENT SOURCE; DEEP-SUB MICRON; DELAY MODELING; INPUT SIGNALS; LOOK-UP-TABLES; MOSFETS; MULTI-INPUT; NODE VOLTAGES; NON-LINEAR; NON-LINEAR RECEIVERS; OUTPUT CURRENTS; OUTPUT LOAD; SIGNAL-INTEGRITY; STAGE DELAY; STANDARD CELLS; STANDARD DEVIATION; SWITCHING SIGNALS; SYSTEMATIC METHODOLOGY; TIMING ANALYSIS; TIMING CHARACTERIZATION;

SPICE;

EID: 49749100737     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484738     Document Type: Conference Paper

References (19)

1. CCS Noise Technical White Paper, synopsys inc.
2. CCS Timing White Paper, synopsys inc.
3. Effective Current Source Model, cadence design systems, inc.
4. Kanak Agarwal, Dennis Sylvester, and David Blaauw. An effective capacitance based driver output model for on-chip rlc interconnects. In DAC, 2003.
5. Chirayu Amin, Chandramouli Kashyap, Noel Menezes, Kip Killpack, and Eli Chiprout. A multi-port current source model for multiple-input switching effects in cmos library cells. In DAC, New York, NY, USA, 2006.
6. Cadence OrCAD Technical Support. A nonlinear capacitor model for use in pspice.
7. V. Chandramouli and Karem A. Sakallah. Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time. In DAC, 1996.
8. John F. Croix and D. F. Wong. Blade and razor: cell and interconnect delay analysis using current-based models. In DAC, New York, NY, USA, 2003.
9. E Dartu, N. Menezes, and L.T. Pilegg. Performance computation for precharacterized cmos gates with rc-loads. In TCAD, vol. 15, 1996.
10. R G Ghanem and P Spanos. Stochastic Finite Elements: A Spectral Approach. Springer-Verlag, 1991.
11. Masanori Hashimoto, Yuji Yamada, and Hidetoshi Onodera. Capturing crosstalk-induced waveform for accurate static timing analysis. In ISPD, 2003.
12. Andrew B. Kahng, Bao Liu, and Xu Xu. Constructing current-based gate models based on existing timing library. In ISQED, 2006.
13. I. Keller, Ken Tseng, and N. Verghese. A robust cell-level crosstalk delay change analysis. In ICCAD, 2004.
14. Alexander Korshak. An effective current source cell model for vdsm delay calculation. In ISQED, 2001.
15. Peng L and Emrah Acar. A waveform independent gate model for accurate timing analysis. In ICCD, 2005.
16. S. Nazarian, M. Pedram, E. Tuncer, and T. Lin. Sensitivity-based gate delay propagation in static timing analysis. In ISQED, 2005.
17. Jayashree Sridharan and Tom Chen. Modeling multiple input switching of cmos gates in dsm technology using hdmr. In DATE, 2006.
18. I. P. Streltsov. Application of chebyshev and legendre polynomials on discrete point set to function interpolation and solving fredholm integral equations. Computer Physics Communications, 126:178-181, April 2000.
19. Wei Zhao and Yu Cao. New generation of predictive technology model for sub-45nm design exploration. In ISQED, 2006.