Statistical timing analysis using kernel smoothing

2007 IEEE International Conference on Computer Design, ICCD 2007

Volumn , Issue , 2007, Pages 97-102

  Wong, Jennifer L ^a   Davoodi, Azadeh ^b   Khandelwal, Vishai ^c   Srivastava, Ankur ^c   Potkonjak, Miodrag ^d  

^a Stony Brook University

^b University of Wisconsin Madison   (United States)

^c SYNOPSYS INC   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK CYCLE TIME; COMPUTER DESIGNS; CRITICAL PATHS; FUNCTIONAL CORRELATIONS; INTERNATIONAL CONFERENCES; KERNEL SMOOTHING; MANUFACTURING VARIABILITY; MC SIMULATIONS; MCNC BENCHMARKS; MONTE CARLO SIMULATION; NON-PARAMETRIC; ORDERS-OF-MAGNITUDE; RECONVERGENCE; SCALABILITY ANALYSIS; SIMULATION DATA; SMALL SCALE; SPATIAL CORRELATION; SPEED IMPROVEMENT; SPEED UPS; STATISTICAL ANALYSIS; STATISTICAL TECHNIQUES; STATISTICAL TIMING ANALYSIS;

BENCHMARKING; CORRELATION METHODS; PARAMETER ESTIMATION; SEMICONDUCTOR COUNTERS; SPEED; STANDARDS; STATISTICS; TIME MEASUREMENT;

STATISTICAL METHODS;

EID: 51549099484     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2007.4601886     Document Type: Conference Paper

References (15)

1. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In DAC, pages 348-353, 2003.
2. L. Devroye and R. Neininger. Density approximation and exact simulation of random variables that are solutions of fixed-point equations. Advances in Applied Probability, 2002.
3. M. Eisele, J. Berthold, D. Schmitt-Landsiedel, and R. Mahnkopf. The impact of intra-die device parameter variations on path delays and on the design for yield of low voltae digital circuits. IEEE TVLSI, pages 360-368, 1997.
4. P. Friedberg et al. Modeling within-die spatial correlation effects for process-design co-optimization. In ISQED, pages 516-521, 2005.
5. J. E. Gentle. Elements of Computational Statistics. Springer, 2002.
6. P. Hall. Performance of balanced bootstrap resampling in distribution function and quantile problems. In Probability Theory and Related Fields, volume 85, pages 239-360, 1990.
7. T. Hastie, R. Tibshirani, and J. Friedman. The elements of statistical learning: data mining, inference, and prediction. Springer-Verlag, 2001.
8. J.-J. Liou, K.-T. Cheng, S. Kundu, and A. Krstic. Fast statistical timing analysis by probabilistic event propagation. In DAC, pages 661-666, 2001.
9. J.-J. Liou, A. Krstic, L.-C. Wang, and K.-T. Cheng. False-path-aware statistical timing analysis and efficient path selection for delay testing and timing analysis. In DAC, pages 566-569, 2002.
10. V. Mehrotra, S. Nassif, D. Boning, and J. Chung. Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance. In IEDM, 1998.
11. S. R. Nassif. Design for variability in dsm technologies. In ISQED, pages 451-455, 2000.
12. M. J. Pelgrom, A. C. J. Duinmaijer, and A. R. G. Welbers. Dual-threshold voltage assignment with transistor sizing for low poer CMOS circuits. IEEE J. of Solid- State Circuits, 24(5): 1433-1439, Oct. 1989.
13. W. H. Press et al. Numerical Recipes: The Art of Scientific Computing. Cambridge University Press, 2nd edition, 2002.
14. ox circuits. In DAC, pages 761-766, 2004.
15. L. Zhang, W. Chen, Y. Hu, J. A. Gubner, and C. Chen. Correlation- preserved non-gaussian statistical timing analysis with quadratic timing model. In DAC, pages 83-88, 2005.