-
1
-
-
38149017513
-
Synchronous programming with events and relations: The Signal language and its semantics
-
Technical Report 459, IRISA, Rennes, France
-
Benveniste, A., le Guernic, P., Jacquemot, C.: Synchronous programming with events and relations: the Signal language and its semantics. Technical Report 459, IRISA, Rennes, France (1989)
-
(1989)
-
-
Benveniste, A.1
le Guernic, P.2
Jacquemot, C.3
-
2
-
-
0003272495
-
The foundations of Esterel
-
Plotkin, G, Stirling, C, Tofte, M, eds
-
Berry, G.: The foundations of Esterel. In: Plotkin, G., Stirling, C., Tofte, M. (eds.): Proof, Language and Interaction: Essays in Honour of Robin Milner (2000)
-
(2000)
Proof, Language and Interaction: Essays in Honour of Robin Milner
-
-
Berry, G.1
-
3
-
-
84958592151
-
Discrete-time Promela and Spin
-
Ravn, A.P, Rischel, H, eds, FTRTFT 1998, Springer, Heidelberg
-
Bosnacki, D., Dams, D.: Discrete-time Promela and Spin. In: Ravn, A.P., Rischel, H. (eds.) FTRTFT 1998. LNCS, vol. 1486, pp. 307-310. Springer, Heidelberg (1998)
-
(1998)
LNCS
, vol.1486
, pp. 307-310
-
-
Bosnacki, D.1
Dams, D.2
-
4
-
-
38149010858
-
The IF toolset
-
Springer, Heidelberg
-
Bozga, M., Graf, S., Ober, I., Ober, I., Sifakis, J.: The IF toolset. In: 4th International School on Formal Methods for the Design of Computer, Communication and Software Systems: Real Time, SFM-04:RT, Bologna, September 2004. LNCS Tutorials, Springer, Heidelberg (2004)
-
(2004)
4th International School on Formal Methods for the Design of Computer, Communication and Software Systems: Real Time, SFM-04:RT, Bologna, September 2004. LNCS Tutorials
-
-
Bozga, M.1
Graf, S.2
Ober, I.3
Ober, I.4
Sifakis, J.5
-
5
-
-
67649107486
-
CheckSyC: An Efficient Property Checker for RTL SystemC Designs
-
Drechsler, R., Große, D.: CheckSyC: An Efficient Property Checker for RTL SystemC Designs. ISCAS 4, 4167-4170 (2005)
-
(2005)
ISCAS
, vol.4
, pp. 4167-4170
-
-
Drechsler, R.1
Große, D.2
-
6
-
-
38149034079
-
-
Feiler, P.: Architecture Analysis & Design Language (AADL). Technical Report AS5506, SAE International (2004)
-
Feiler, P.: Architecture Analysis & Design Language (AADL). Technical Report AS5506, SAE International (2004)
-
-
-
-
8
-
-
0026912203
-
Programming and verifying critical systems by means of the synchronous data-flow programming language LUSTRE
-
September
-
Halbwachs, N., Lagnier, F., Ratei, C.: Programming and verifying critical systems by means of the synchronous data-flow programming language LUSTRE. IEEE Transactions on Software Engineering, Special Issue on the Specification and Analysis of Real-Time Systems September 1992 (1992)
-
(1992)
IEEE Transactions on Software Engineering, Special Issue on the Specification and Analysis of Real-Time Systems
-
-
Halbwachs, N.1
Lagnier, F.2
Ratei, C.3
-
9
-
-
84893692069
-
-
Hoffmann, D., Gerlach, J., Ruf, J., Kropf, T., Mueller, W., Rosenstiehl, W.: The Simulation Semantics of SystemC. In: DATE, pp. 64-70 (2001)
-
Hoffmann, D., Gerlach, J., Ruf, J., Kropf, T., Mueller, W., Rosenstiehl, W.: The Simulation Semantics of SystemC. In: DATE, pp. 64-70 (2001)
-
-
-
-
11
-
-
33745134408
-
-
Kroening, D., Sharygina, N.: Formal Verification of SystemC by Automatic Hardware/Software Partitioning. In: MEMOCODE 2005, pp. 101-110 (2005)
-
Kroening, D., Sharygina, N.: Formal Verification of SystemC by Automatic Hardware/Software Partitioning. In: MEMOCODE 2005, pp. 101-110 (2005)
-
-
-
-
12
-
-
84896693115
-
UPPAAL in a Nutshell
-
Larsen, K.G., Pettersson, P., Yi, W.: UPPAAL in a Nutshell. Int. Journal on Software Tools for Technology Transfer 1(1-2), 134-152 (1997)
-
(1997)
Int. Journal on Software Tools for Technology Transfer
, vol.1
, Issue.1-2
, pp. 134-152
-
-
Larsen, K.G.1
Pettersson, P.2
Yi, W.3
-
14
-
-
38149121895
-
-
Moy, M.: Techniques and Tools for the Verification of Systems-on-a-Chip at the Transaction Level. PhD thesis, INPG, Grenoble, France (December 2005)
-
Moy, M.: Techniques and Tools for the Verification of Systems-on-a-Chip at the Transaction Level. PhD thesis, INPG, Grenoble, France (December 2005)
-
-
-
-
15
-
-
29244478906
-
-
Moy, M., Maraninchi, F., Maillet-Contoz, L.: Pinapa: An extraction tool for SystemC descriptions of systems-on-a-chip. In: EMSOFT (September 2005)
-
Moy, M., Maraninchi, F., Maillet-Contoz, L.: Pinapa: An extraction tool for SystemC descriptions of systems-on-a-chip. In: EMSOFT (September 2005)
-
-
-
-
16
-
-
33749017914
-
LusSy: An open Tool for the Analysis of Systems-on-a-Chip at the Transaction Level
-
Moy, M., Maraninchi, F., Maillet-Contoz, L.: LusSy: an open Tool for the Analysis of Systems-on-a-Chip at the Transaction Level. Design Automation for Embedded Systems 10(2-3), 73-104 (2006)
-
(2006)
Design Automation for Embedded Systems
, vol.10
, Issue.2-3
, pp. 73-104
-
-
Moy, M.1
Maraninchi, F.2
Maillet-Contoz, L.3
-
18
-
-
38149021088
-
Formal Semantics of Synchronous SystemC
-
Salem, A.: Formal Semantics of Synchronous SystemC. DATE 1, 10376-10381 (2003)
-
(2003)
DATE
, vol.1
, pp. 10376-10381
-
-
Salem, A.1
-
19
-
-
27844470394
-
-
special issue on testing of embedded systems
-
Talpin, J.-P., Le Guernic, P., Shukla, S., Gupta, R.: Compositional behavioral modeling of embedded systems and conformance checking. International Journal on Parallel processing, special issue on testing of embedded systems (2005)
-
(2005)
Compositional behavioral modeling of embedded systems and conformance checking. International Journal on Parallel processing
-
-
Talpin, J.-P.1
Le Guernic, P.2
Shukla, S.3
Gupta, R.4
|