Controllable parameters identification for high speed channel through signal-power integrity combined analysis

Proceedings - Electronic Components and Technology Conference

Volumn , Issue , 2008, Pages 658-663

  Choi, Myoung Joon ^a   Pandit, Vishram S ^a   Ryu, Woong Hwan ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER NETWORKS; ELECTRIC POWER TRANSMISSION; FLOW INTERACTIONS; MARINE BIOLOGY; OPTIMIZATION; POWER ELECTRONICS; SIGNAL PROCESSING; SPEED; TIME DOMAIN ANALYSIS;

HIGH SPEEDS; POWER INTEGRITY;

QUALITY ASSURANCE;

EID: 51349101891     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTC.2008.4550042     Document Type: Conference Paper

References (15)

1. Smith, L., "Simultaneous switch noise and plane bounce for CMOS technology," Electrical performance of Electronic Packaging, Oct. 1999, pp. 163-166.
2. Deutsch, A., et al, "Frequency-dependent crosstalk simulation for on-chip interconnections," IEEE Trans-CPMT-B, Vol. 22, No. 3 (1999), pp. 292-308.
3. M. Coenen, R. Derikx, "Design of experiments on an EMC test chip for the interrogation of SI and EMC measures," IEEE International Symposium on Electromagnetic Compatibility, Vol. 2, May. 2003, pp. 844-847.
4. B. K. Casper, M. Haycock, R. Mooney, "An Accurate and Efficient Analysis Method for Mulit-Gb/s Chip-to-chip Signaling Schemes," VLSI Circuits Symposium, pp. 54-57, June 2002.
5. J. Zhao, Q. Chen, "A new methodology for simultaneous switching nosie simulation," Electrical Performance of Electronic Packaging, Oct., 2000, pp. 155-158.
6. Speed2K and PowerSI user Guide - Sigrity Corporation.
7. M. J. Choi, J. Morsey, J. Ihm, A. C Cangellaris, "SPICE-compatible transmission line modeling using synthesized broadband multi-port representations," Electrical performance of Electronic Packaging, Oct. 2002, pp. 363-366.
8. Triverio, P., et al, "Stability, Causality, and Passivity in Electrical Interconnect Models," IEEE Trans-CPMT-B, Vol. 30, No. 4 (2007), pp. 795-808.
9. Guo, W., et al, "An Integrated Signal and Power Integrity Analysis for Signal Traces Through the Parallel Planes Using Hybrid Finite-Element and Finite-Difference Time-Domain Techniques," IEEE Trans-CPMT-B, Vol. 30, No. 4 (2007), pp. 558-565.
10. th Electronic Components and Technology Conf, June. 2004, pp. 556-567.
11. Khalil, D., Ismail, Y., "Approximate frequency response models for RLC power grids," Proc IEEE International Symposium on Circuits and Systems, May. 2007, pp. 3784-3787.
12. A. Varma, M. Steer, P. Franzon, "A new method to achieve improved accuracy with IBIS models," Electrical performance of Electronic Packaging, Oct. 2005, pp. 119-122.
13. Germund Dahlquist, et al, Numerical Methods, Courier Dover Publications, pp. 163.
14. Odabasioglu, A., Celik, M., and Pileggi, L.T., "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Computer-Aided Design, Vol. 17, No. 8, Aug. 1998, pp. 645-653.
15. Glenn F. Engen, Microwave Circuit Theory and Foundations of Microwave Metrology, 1992, IET, pp. 27.