메뉴 건너뛰기




Volumn , Issue , 2008, Pages

A charge approach for a compact model of dual gate CNTFET

Author keywords

[No Author keywords available]

Indexed keywords

CIVIL AVIATION; COMPUTER NETWORKS; DRAIN CURRENT; INTEGRATED CONTROL; NANOSTRUCTURED MATERIALS; NANOTECHNOLOGY;

EID: 51049105993     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DTIS.2008.4540246     Document Type: Conference Paper
Times cited : (5)

References (7)
  • 2
    • 15844407150 scopus 로고    scopus 로고
    • Benchmarking nanotechnology for high-performance and low-power logic transistor applications
    • March
    • R. Chau et al., "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," IEEE Trans. On Nanotech., vol. 4, No 2, pp. 153-158, March 2005.
    • (2005) IEEE Trans. On Nanotech , vol.4 , Issue.2 , pp. 153-158
    • Chau, R.1
  • 3
    • 28444442341 scopus 로고    scopus 로고
    • J. Guo, S. Hasan, A. Javey, G. Bosman, and M. Lundstrom, Assessment of high frequency performance potential of carbon nanotube transistors, IEEE Trans. On Nanotech., 4, No 6, pp. 715-721, November 2005.
    • J. Guo, S. Hasan, A. Javey, G. Bosman, and M. Lundstrom, Assessment of high frequency performance potential of carbon nanotube transistors," IEEE Trans. On Nanotech., vol. 4, No 6, pp. 715-721, November 2005.
  • 4
    • 33750597000 scopus 로고    scopus 로고
    • Carbon nanotube field-effect transistors for high-performance digital circuits - DC analysis and modeling toward optimum transistor structure
    • November
    • A. Raychowdhury, A. Keshavarzi, J. Kurtin, V. De, and K. Roy, "Carbon nanotube field-effect transistors for high-performance digital circuits - DC analysis and modeling toward optimum transistor structure," IEEE TED, vol. 53, No 11, pp. 2711-2717, November 2006.
    • (2006) IEEE TED , vol.53 , Issue.11 , pp. 2711-2717
    • Raychowdhury, A.1    Keshavarzi, A.2    Kurtin, J.3    De, V.4    Roy, K.5
  • 5
    • 26644474574 scopus 로고    scopus 로고
    • High performance carbon nanotube field-effect transistor with tunable polarities
    • September
    • Y.-M. Lin, J. Appenzeller, J. Knoch, and Ph. Avouris, "High performance carbon nanotube field-effect transistor with tunable polarities," IEEE Trans. On Nanotech., vol. 4, No 5, pp. 481-489, September 2005.
    • (2005) IEEE Trans. On Nanotech , vol.4 , Issue.5 , pp. 481-489
    • Lin, Y.-M.1    Appenzeller, J.2    Knoch, J.3    Avouris, P.4
  • 6
    • 51049106751 scopus 로고    scopus 로고
    • Dynamically Reconfigurable Logic Gate Cells and Matrices using CNTFETs
    • March
    • I. O'Connor, J. Liu, D. Navarro, F. Gaffiot, "Dynamically Reconfigurable Logic Gate Cells and Matrices using CNTFETs", IEEE DTIS'08, March 2008.
    • (2008) IEEE DTIS'08
    • O'Connor, I.1    Liu, J.2    Navarro, D.3    Gaffiot, F.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.