A novel fault tolerant approach for SRAM-based FPGAS

Proceedings - 1999 Pacific Rim International Symposium on Dependable Computing, PRDC 1999

Volumn , Issue , 1999, Pages 40-44

  Xu, Jian ^a   Si, Paifa ^a   Huang, Weikang ^a   Lombardi, Fabrizio ^b  

^a FUDAN UNIVERSITY   (China)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Fault tolerant architecture; Fault tolerant routing; FPGA

Indexed keywords

COMPUTER PROGRAMMING; COMPUTER SCIENCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

FAULT TOLERANT ROUTING; FAULT-TOLERANT; FAULT-TOLERANT ARCHITECTURES; TECHNICAL LITERATURE;

FAULT TOLERANCE;

EID: 33847005578     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PRDC.1999.816210     Document Type: Conference Paper

References (5)

1. V. Kumar, A. Dahbura, etc. "An approach for the Yield Enhancement of Programmable Gate Arrays", Proc. IEEE Int'l Conf. Computer Aided Design, pp.226-229, Nov.1989.
2. N. Hastie, R. Cliff, "The implementation of Hardware Subroutines on Field Programmable Gate Arrays", Proc. IEEE Custom Integrated Circuits Conf., pp. 3141-3144, 1990.
3. J. Narasimhan, K. Nakajima, etc. "Yield Enhancement of Programmable ASIC Array by Reconfiguration of Circuit Placements", IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, Vol. 13, No. 8, pp. 976-986, Aug. 1994.
4. F.Hanchek, S. Dutt, "Node-Covering Based Defect and Fault Tolerant Methods for Increased Yield in FPGAs", Proc. Int'l Conf. VLSI Design, pp. 225-229, Jan.1996.
5. L. John, H. Willian, etc. "Low Overhead Fault-Tolerant FPGA Systems", IEEE Trans. on VLSI Systems, Vol. 6, No. 2, June 1998.