Code coverage analysis using high-level decision diagrams

Proceedings - 2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS

Volumn , Issue , 2008, Pages 201-206

  Raik, Jaan ^a   Reinsalu, Uljana ^a   Ubar, Raimund ^a   Jenihhin, Maksim ^a   Ellervee, Peeter ^a  

^a TALLINN UNIVERSITY OF TECHNOLOGY   (Estonia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; TELECOMMUNICATION NETWORKS;

CODE COVERAGE METRICS; DECISION DIAGRAMS; ELECTRONIC CIRCUITS;

NETWORKS (CIRCUITS);

EID: 50649112619     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DDECS.2008.4538786     Document Type: Conference Paper

References (13)

1. International Technology Roadmap for Semiconductors 2006 report, [URL] www.itrs.net, 2007
2. S. Tasiran, K. Keutzer, Coverage metrics for functional validation of hardware designs. Design & Test of Computers, IEEE, Volume 18, Issue 4, Jul-Aug. 2001, Pages 36-45.
3. J. C. Miller, C. J. Maloney, Systematic Mistake Analysis of Digital Computer Programs. Communications of the ACM, 1963, Pages 58-63.
4. William K. Lam, "Hardware Design Verification: Simulation and Formal Method-Based Approaches", Pearson Education Inc., 2005, 585 pages.
5. R. Ubar, J. Raik, A. Morawiec, Back-tracing and Event-driven Techniques in High-level Simulation with Decision Diagrams. ISCAS 2000, Vol. 1, pp. 208-211.
6. Raimund Ubar, Adam Morawiec, Jaan Raik. Cycle-based Simulation with Decision Diagrams, Proceedings of the DATE Conference, pp. 454-458, 1999.
7. J. Raik, R. Ubar, Fast Test Generation for Sequential Circuits Using Decision Diagrams Representations. Journal of Electronic Testing: Theory and Applications 16, Kluwer Academic Publisher, 2000, pp. 213-226.
8. R. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35, 8:677-691, 1986
9. V. Chayakul, D. D. Gajski, L. Ramachandran, "High-Level Transformations for Minimizing Syntactic Variances", Proc. of ACM/IEEE DAC, pp. 413-418, June 1993.
10. I. Ghosh, M. Fujita, "Automatic Test Pattern Generation for Functional RTL Circuits Using Assignment Decision Diagrams", Proc. of ACM/IEEE DAC, pp. 43-48, 2000.
11. L. Zhang, I. Ghosh, M. Hsiao, "Efficient Sequential ATPG for Functional RTL Circuits", Int. Test Conf., pp.290-298, 2003.
12. ITC'99 benchmark homepage, [www] http://www.cerc.utexas.edu/itc99- benchmarks/bench.html
13. F. Fallah, S. Devadas, K. Keutzer. OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification. Proc. Design Automation Conference, pp.152-157, 1998.