-
1
-
-
0034833288
-
Modeling and analysis of manufacturing variations
-
S. Nassif. "Modeling and analysis of manufacturing variations, IEEE CICC, pp. 223-228, 2001.
-
(2001)
IEEE CICC
, pp. 223-228
-
-
Nassif, S.1
-
2
-
-
50249124922
-
-
Semiconductor Industry Associate, International Technology Roadmap for Semiconductors, 2005.
-
Semiconductor Industry Associate, International Technology Roadmap for Semiconductors, 2005.
-
-
-
-
3
-
-
0000195442
-
Computer-aided design of analog and mixed-signal integrated circuits
-
Dec
-
G. Gielen and R. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proceedings of the IEEE, vol. 88, no. 12, pp. 1825-1852, Dec. 2000.
-
(2000)
Proceedings of the IEEE
, vol.88
, Issue.12
, pp. 1825-1852
-
-
Gielen, G.1
Rutenbar, R.2
-
4
-
-
0032319738
-
Efficient analog circuit synthesis with simultaneous yield and robustness optimization
-
G. Debyser and G. Gielen, "Efficient analog circuit synthesis with simultaneous yield and robustness optimization," IEEE ICCAD, pp. 308-311, 1998.
-
(1998)
IEEE ICCAD
, pp. 308-311
-
-
Debyser, G.1
Gielen, G.2
-
5
-
-
0032763043
-
A unified approach to statistical design centering of integrated circuits with correlated parameters
-
Jan
-
A. Seifi, K. Ponnambalam and J. Vlach, "A unified approach to statistical design centering of integrated circuits with correlated parameters," IEEE Trans. CAS -1, vol. 46, no. 1, pp. 190-196, Jan. 1999.
-
(1999)
IEEE Trans. CAS -1
, vol.46
, Issue.1
, pp. 190-196
-
-
Seifi, A.1
Ponnambalam, K.2
Vlach, J.3
-
6
-
-
0034846245
-
Mismatch analysis and direct yield optimization by spec-wise linearization and feasibilityguided search
-
F. Schenkel, M. Pronath, S. Zizala, R. Schwencker, H. Graeb and K. Antreich, "Mismatch analysis and direct yield optimization by spec-wise linearization and feasibilityguided search," IEEE DAC,pp. 858-863, 2001.
-
(2001)
IEEE DAC
, pp. 858-863
-
-
Schenkel, F.1
Pronath, M.2
Zizala, S.3
Schwencker, R.4
Graeb, H.5
Antreich, K.6
-
7
-
-
33846234230
-
Robust analog/RF circuit design with projection-based performance modeling
-
Jan
-
X. Li, P. Gopalakrishnan, Y. Xu and L. Pileggi, "Robust analog/RF circuit design with projection-based performance modeling," IEEE Trans. CAD, vol.26, no. 1, pp. 2-15, Jan. 2007.
-
(2007)
IEEE Trans. CAD
, vol.26
, Issue.1
, pp. 2-15
-
-
Li, X.1
Gopalakrishnan, P.2
Xu, Y.3
Pileggi, L.4
-
8
-
-
33744720617
-
Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage
-
Nov
-
J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan and V. De, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE JSSC, vol. 27, no. 11, pp. 1396-1402, Nov. 2002.
-
(2002)
IEEE JSSC
, vol.27
, Issue.11
, pp. 1396-1402
-
-
Tschanz, J.1
Kao, J.2
Narendra, S.3
Nair, R.4
Antoniadis, D.5
Chandrakasan, A.6
De, V.7
-
9
-
-
0142196052
-
Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation
-
T. Chen ana S. Naffziger, "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation, IEEE Trans. VLSI, vol. 11, no. 5, pp. 888-899, 2003.
-
(2003)
IEEE Trans. VLSI
, vol.11
, Issue.5
, pp. 888-899
-
-
Chen ana, T.1
Naffziger, S.2
-
10
-
-
46149117523
-
Joint design-time and post-silicon minimization of parametricyield loss using adjustable robust optimization
-
M. Mani, A. Singh and M. Orshansky, "Joint design-time and post-silicon minimization of parametricyield loss using adjustable robust optimization," IEEE ICCAD, pp. 19-26, 2006.
-
(2006)
IEEE ICCAD
, pp. 19-26
-
-
Mani, M.1
Singh, A.2
Orshansky, M.3
-
11
-
-
20444492464
-
Device mismatch and tradeoffs in the design of analog circuits
-
Jun
-
P. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE JSSC, vol. 40, no. 6, pp. 1212-1224, Jun. 2005.
-
(2005)
IEEE JSSC
, vol.40
, Issue.6
, pp. 1212-1224
-
-
Kinget, P.1
-
12
-
-
0024754187
-
Matching properties of MOS transistors
-
Oct
-
M. Pelgrom, A. Duinmaijer and A. Welbers, "Matching properties of MOS transistors," IEEE JSSC, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
-
(1989)
IEEE JSSC
, vol.24
, Issue.5
, pp. 1433-1440
-
-
Pelgrom, M.1
Duinmaijer, A.2
Welbers, A.3
-
13
-
-
0037346346
-
Understanding MOSFET mismatch for analog design
-
Mar
-
P. Drennan and C. McAndrew, "Understanding MOSFET mismatch for analog design," IEEE JSSC, vol. 38, no. 3, pp. 450-456, Mar. 2003.
-
(2003)
IEEE JSSC
, vol.38
, Issue.3
, pp. 450-456
-
-
Drennan, P.1
McAndrew, C.2
-
14
-
-
50249158661
-
A 13b linear 40MS/s pipelined ADC with self-configured capacitor matching
-
S. Ray and B. Song, "A 13b linear 40MS/s pipelined ADC with self-configured capacitor matching," IEEE ISSCC, pp. 852-861, 2006.
-
(2006)
IEEE ISSCC
, pp. 852-861
-
-
Ray, S.1
Song, B.2
-
15
-
-
34548413919
-
A 14b 100MS/s DAC with fully segmented dynamic element matching
-
K. Chan and I. Galton, "A 14b 100MS/s DAC with fully segmented dynamic element matching," IEEE ISSCC, pp. 2390- 2399, 2006.
-
(2006)
IEEE ISSCC
, pp. 2390-2399
-
-
Chan, K.1
Galton, I.2
-
16
-
-
0029289926
-
Worse-case analysis and optimization of VLSI circuit performance
-
Apr
-
A. Dharchoudhury and S. Kang, "Worse-case analysis and optimization of VLSI circuit performance," IEEE Trans. CAD, vol. 14, no. 4, pp. 481-492, Apr. 1995.
-
(1995)
IEEE Trans. CAD
, vol.14
, Issue.4
, pp. 481-492
-
-
Dharchoudhury, A.1
Kang, S.2
-
17
-
-
0030408583
-
Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling
-
E. Felt, S. Zanella, C. Guardiam and A. SangiovanniVincentelli, "Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling," IEEE ICCAD, pp. 374-380, 1996.
-
(1996)
IEEE ICCAD
, pp. 374-380
-
-
Felt, E.1
Zanella, S.2
Guardiam, C.3
SangiovanniVincentelli, A.4
-
18
-
-
27644479818
-
Application-specific worst case corners using response surfaces and statistical models
-
Sep
-
M. Sengupta, S. Saxena, L. Daldoss, G. Kramer, S. Minehane and J. Chen, "Application-specific worst case corners using response surfaces and statistical models," IEEE Trans. CAD, vol. 24, no. 9, pp. 1372-1380, Sep. 2005.
-
(2005)
IEEE Trans. CAD
, vol.24
, Issue.9
, pp. 1372-1380
-
-
Sengupta, M.1
Saxena, S.2
Daldoss, L.3
Kramer, G.4
Minehane, S.5
Chen, J.6
-
19
-
-
33846193172
-
Asymptotic probability extraction for nonnormal performance distributions
-
Jan
-
X. Li, J. Le, P. Gopalakrishnan and L. Pileggi, "Asymptotic probability extraction for nonnormal performance distributions," IEEE Trans. CAD, vol. 26, no. 1, pp. 16-37, Jan. 2007.
-
(2007)
IEEE Trans. CAD
, vol.26
, Issue.1
, pp. 16-37
-
-
Li, X.1
Le, J.2
Gopalakrishnan, P.3
Pileggi, L.4
-
20
-
-
0018468345
-
A comparison of three methods for selecting values of input variables in the analysis of output from a computer code
-
May
-
M. Mckay, R. Beckman and W. Conover, "A comparison of three methods for selecting values of input variables in the analysis of output from a computer code," Technometrics, vol. 21, no. 2, pp. 239-245, May. 1979.
-
(1979)
Technometrics
, vol.21
, Issue.2
, pp. 239-245
-
-
Mckay, M.1
Beckman, R.2
Conover, W.3
-
21
-
-
0033276814
-
Latin hypercube sampling of Gaussian random fields
-
Nov
-
E. Pebesma and G. Heuvelink, "Latin hypercube sampling of Gaussian random fields," Technometrics, vol. 41, no. 4, pp. 303-312, Nov. 1999.
-
(1999)
Technometrics
, vol.41
, Issue.4
, pp. 303-312
-
-
Pebesma, E.1
Heuvelink, G.2
|