A fully pipelined multiplierless architecture for 2D convolution with quadrant symmetric kernels

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Volumn , Issue , 2006, Pages 1559-1562

  Zhang, Ming Z ^a   Asari, Vijayan K ^a  

^a Old Dominion University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; CONVOLUTION; FUNCTIONS;

2-D CONVOLUTION; ASIA-PACIFIC; DIGITAL ARCHITECTURES; FOUR QUADRANTS; FULLY PIPELINED; IMAGE PIXELS; LOW-COMPLEXITY; MULTIPLIERLESS; PARTIAL RESULTS;

PIXELS;

EID: 50249160547     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APCCAS.2006.342541     Document Type: Conference Paper

References (16)

1. M.Z. Zhang, H.T. Ngo, A.R. Livingston, and V.K Asari, "An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels," IEEE Computer Society Proceedings of the International Symposium on VLSI - ISVLSI 2005, Tampa, Florida, pp. 303-304, May 11-12, 2005.
2. A. F. Breitzman, "Automatic Derivation and Implementation of Fast Convolution Algorithms," PhD Dissertation, Drexel University, 2003.
3. E. Jamro, "Parameterised Automated Generation of Convolvers Implemented in FPGAs," PhD Dissertation, University of Mining and Mentallurgy, 2001
4. H. M. Chang and M. H. Sunwoo, "An Efficient Programmable 2-D Convolver Chip," Proc. Of the 1998 IEEE Intl. Symp. on Circuits and Systems, ISCAS, part 2, pp. 429-432, May 1998.
5. V. Hecht, K. Ronner and P. Pirsch, "An Advanced Programmable 2-D Convolution for Real Time Image Processing," in Proc. Of IEEE Intl. Symp. on Circuits and Systems, ISCAS, pp. 1897-1900, January 1991.
6. J. H. Kim and W. E. Alexander, "A Multiprocessor Architecture for 2-D Digital Filters," IEEE Trans. On Computer, vol. C-36, pp. 876-884, July 1987.
7. A. E. Nelson "Implementation of Image Processing Algorithms on FPGA Hardware," MS Thesis, Vanderbilt University, 2000.
8. S. Y. Lee and J. K. Aggarwal, "Parallel 2-D Convolution on a Mesh Connected Array Processor," IEEE Trans. On Pattern Analysis and Machine Intelligence, vol. PAMI-9, pp. 590-594, July 1987.
9. B. Bosi and G. Bois, "Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing," IEEE Trans. On Very Large Scale Integration (VLSI) Systems, vol 7, no. 3, pp. 299-308, September 1999.
10. K. Wiatr, and E. Jamro, "Constant Coefficient Multiplication in FPGA Structures," IEEE Proc. of the 26th Euriomicro Conference, Maastricht, The Netherlands, vol. 1, pp. 252-259, September 5-7, 2000.
11. H. Samueli, "An Improved Search Algorithm for the Design of Multiplier-less FIR Filters with Powers-of-Two Coefficients," IEE Trans. Circuits systems, pp. 1044-1047, July 1989.
12. Z. Ye and C. H. Chang, "Local search method for FIR filter coefficients synthesis," in Proc. 2nd IEEE Int. Workshop on Electronic Design, Test and Applications (DELTA-2004), Perth, Australia, pp. 255-260, January 2004.
13. J. Yli-Kaakinen, and T. Saramäki, "A Systematic Algorithm for the Design of Multiplier less FIR Filters," Proc. IEEE Int. Symp. Circuits Syst., Sydney, Australia, pp. 185-188, May 6-9, 2001.
14. H. T. Kung, L. M. Ruane, and D. W. L. Yen, "A Two-Level Pipelined Systolic Array for Multidimensional Convolution," Image and Vision Computing, vol. 1, no. 1, pp. 30-36, February 1983.
15. V. Lakshmanan, "A Separable Filter for Directional Smoothing," IEEE Transaction on Geoscience and Remote Sensing Letters, Vol 1, No. 3 pp. 192-195, July 2004.
16. M.Z. Zhang, H.T. Ngo, V.K. Asan, "Design of an Efficient Multiplier-Less Architecture for Multi-dimensional Convolution," Lecture Notes in Computer Science,. Springer-Verlag, Berlin Heidelberg, vol. 3740, pp. 65-78, October 2005.