Local search method for FIR filter coefficients synthesis

Proceedings, DELTA 2004 - Second IEEE International Workshop on Electronic Design, Test and Applications

Volumn , Issue , 2004, Pages 255-260

  Ye, Zhi ^a   Chang, Chip Hong ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

LOCAL SEARCH METHOD; MINIMUM SIGNED DIGIT (MSD); SIGNED-POWER-OF-TWO (SPT) TERMS; TREE SEARCH ALGORITHM;

ALGORITHMS; COMMUNICATION SYSTEMS; CONSTRAINT THEORY; FREQUENCY RESPONSE; LINEAR PROGRAMMING; OPTIMIZATION; RANDOM PROCESSES;

FIR FILTERS;

EID: 4544258837     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. R. A. Hawley, B. C. Wong, T. Lin, J. Laskowski and H. Samueli, "Design techniques for silicon compiler implementations of high-speed FIR digital filters," IEEE Journal of Solid-state Circuits, vol. 31, no. 5, pp. 656-667, May 1996.
2. P. Reutz, "The architectures and design of a 20-MHz real-time DSP chip set," IEEE Journal of Solid-State Circuits, vol. 24, pp. 338-348, April 1989.
3. Y. C. Lim and S. R. Parker, "FIR filter design over a discrete power-of-two coefficient space," IEEE Trans. on Acoust., Speech and Signal Processing, vol. 31, pp. 583-591, June 1983.
4. H. Samueli, "A improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. on Circuits and Syst., vol. 36, pp. 1044-1047, July 1989.
5. J. Yli-Kaakinen and T. Saramaki, "A systematic algorithm for the design of multiplierless FIR filters", in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS 2001), vol. 2, pp. 185-188, 2001.
6. C. L. Chen and A. N. Willson Jr., "A trellis search algorithm for the design of FIR filters with signed-powers-of-two coefficients." IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46 no. 1, pp. 29-39, January 1999.
7. M. Yamada and A. Nishihara, "High-speed FIR digital filter with CSD coefficients implemented on FPGA", in Proc. IEEE Asia and South Pacific Design Automation Conf. pp. 7-8, 2001.
8. A. Avizienis, "Signed digit number representation for fast parallel arithmetic", IRE Trans. Electron. Computers, vol. EC-10, pp. 389-400, 1961.
9. K. Y. Khoo, A. Kwentus and A. N. Willson Jr., "A programmable FIR digital filter using CSD coefficients." IEEE J. Solid-State Circuits, vol. 31, pp. 869-874, June 1996.
10. I. C. Park and H. J. Kang, "Digital filter synthesis based on minimal signed digit representation" Proc. IEEE Design Automation Conference, pp. 468-473, 2001.
11. D. Kodek and K. Steiglitz, "Comparison of optimal and local search methods for designing finite wordlength FIR digital filters," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 28-32, January 1981.
12. B. Benvenuto, M. Marchesi, and A. Uncini, "Applications of simulated annealing for the design of special digital filters," IEEE Trans. Signal Processing, vol. 40, pp. 323-332, February 1992.
13. R. Cemes and D. Ait-Boudaoud, "Genetic approach to design of multiplierless FIR filters," Electron. Lett., vol.29, pp. 2090-2091, November 1993.
14. th Int. Conf. Genetic Algorithms, Urbana-Champaign, IL, pp. 439-444, July 1993.
15. Y. C. Lim, "Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude," IEEE Trans. On Circuits and Systems, vol. 12,pp.1480-1486, December 1990.
16. H. Shaffeu, M. M. Jones, H. D. Griffiths, and J. L. Taylor, "Improved design procedure for multiplierless FIR digital filters," Electron. Lett., pp.1142-1144, June 1991.
17. D. Ait-Boudaoud and R. Cemes, "Modified sensitivity criterion for the design of powers-of-two FIR filters," Electron. Lett., pp.1467-1469, August 1993.
18. H. Samueli, "The design of multiplierless digital data transmission filters with powers-of-two coefficients," in Proc. IEEE Int. Telecommunications Symp., Rio de Janeiro, Brazil, pp. 425-429, September 1990.