ECO timing optimization using spare cells

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 530-535

  Chen, Yen Pin ^a   Fang, Jia Wei ^a   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CELLS; DESIGN; GATES (TRANSISTOR); LARGE SCALE SYSTEMS; MATHEMATICAL PROGRAMMING; OPTIMIZATION; SYSTEMS ENGINEERING; TIME MEASUREMENT;

AND GATES; BUFFER INSERTION; COMMERCIAL DESIGN; COMPUTER-AIDED DESIGN; DYNAMIC COST; DYNAMIC PROGRAMMING ALGORITHMS; INDUSTRY BENCHMARKS; INTERNATIONAL CONFERENCES; OPTIMALITY; SOLUTION SPACES; TIMING OPTIMIZATION;

CYTOLOGY;

EID: 50249107556     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397319     Document Type: Conference Paper

References (7)

1. C. J. Alpert, J. Hu, S. S. Sapatnekar, and C. N. Sze, "Accurate Estimation of Global Buffer Delay within a Floorplan," in Proceeding of International Conference on Computer Aided Design, pp. 1140-1146, 2004.
2. Z. Li, W. Shi, "An O(mn) Time Algorithm for Optimal Buffer Insertion of Nets With m Sinks," in Proceeding of Asia and South Pacific Design Automation Conference, pp. 320-325, 2006.
3. I.-M. Liu, A. Aziz, D.F. Wong, and H. Zhou, "An Efficient Buffer Insertion Algorithm for Large Networks Based on Lagrangian Relaxation," In Proceeding of International Conference on Computer Design, pp. 614-621, 1999.
4. I.-M. Liu, A. Aziz, and D.F. Wong, "Meeting Delay Constraints in DSM by Minimal Repeater Insertion," In Proceeding of Design Automation and Test in Europe, pp. 436-440, 2000.
5. W. Shi and Z. Li, "An O(nlogn) Time Algorithm for Optimal Buffer Insertion," in Proceeding of Design Automation Conference, pp. 580- 585, 2003.
6. C. N. Sze, C. J. Alpert, J. Hu, and W. Shi, "Path Based Buffer Insertion," in Proceeding of Design Automation Conference, pp. 509-514, 2005.
7. L. P. P P. van Ginneken. "Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay," in Proceeding of International Symposium on Circuits and Systems, pp. 865-868, 1990.