Region-based routing algorithm for network-on-chip architectures

25th Norchip Conference, NORCHIP

Volumn , Issue , 2007, Pages

  Schönwald, Timo ^a   Bringmann, Oliver ^a   Rosenstiel, Wolfgang ^a,b  

^a FZI RESEARCH CENTER FOR INFORMATION TECHNOLOGY   (Germany)

^b UNIVERSITY OF TÜBINGEN   (Germany)

Author keywords

Adaptive routing; Fault tolerant; Network on Chip; Region based; Traffic balancing; Wormhole routing

Indexed keywords

ADAPTIVE ALGORITHMS; ELECTRIC NETWORK TOPOLOGY; IMAGE SEGMENTATION; NETWORK ROUTING; ROUTERS; SWITCHES; TELECOMMUNICATION NETWORKS;

ADAPTIVE-ROUTING; FAULT-TOLERANT; FAULT-TOLERANT ROUTING ALGORITHM; FAULTY SWITCHES; FORCE-DIRECTED; HARDWARE COSTS; HYPER CUBES; NETWORK-ON-CHIP; NETWORK-ON-CHIPS; REGION-BASED; SIMULATION RESULTS; TRAFFIC-BALANCING; TRANSACTION LEVEL MODELLING; UNIFORMLY DISTRIBUTED; WORMHOLE-ROUTING;

ROUTING ALGORITHMS;

EID: 50249101039     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NORCHP.2007.4481043     Document Type: Conference Paper

References (17)

1. T. Schönwald, J. Zimmermann, O. Bringmann, and W. Rosenstiel, "Fully Adaptive Fault Tolerant Routing Algorithm for Network-on-Chip Architectures." In DSD '07: Proceedings of the 10th Euromicro Conference on Digital System Design, 2007.
2. L. Benini and G. D. Micheli. "Network on Chips: A New SoC Paradigm," IEEE Computer, vol. 35, no. 1, 2002.
3. W. J. Dally and B. Towles. "Route Packets. Not Wires: On-Chip Interconnection Networks," in DAC '01: Proceedings of the 38th annual conference on Design automation, 2001.
4. C. J. Glass and L. M. Ni, "The Turn Model for Adaptive Routing," in ISCA '92: Proceedings of the 19th annual international symposium on Computer architecture.
5. G.-M. Chiu, "The Odd-Even Turn Model for Adaptive Routing." IEEE Transactions on Parallel and Distributed Systems, vol. 1. no. 7, 2000.
6. Y. M. Bourn and C. R. Das, "Efficient Fully Adaptive Wormhole Routing in n-Dimensional Meshes." in Proceedings of the 14th International Conference on Distributed Computing Systems (ICDCS), 1994.
7. A. A. Chien and J. H. Kim, "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors," Journal of die ACM, vol. 42, no. 1, 1995.
8. C. J. Glass and L. M. Ni. "Fault-Tolerant Wormhole Routing in Meshes," in Proceedings of the 23rd annual International Symposium on Fault-Tolerant Computing (FTCS), 1993.
9. J. Wu, "A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model," IEEE Transactions on Computers, vol. 52, no. 9, 2003.
10. J. Zhou and F. C. M. Lau, "Adaptive Fault-Tolerant Wormhole Routing in 2D Meshes," in Proceedings of the 15th International Parallel and Distributed Processing Symposium, 2001.
11. S. Chalasani and R. V. Boppana, "Fault-Tolerant Wormhole Routing Algorithms for Mesh Networks," IEEE Transactions on Computers, vol. 44, no. 7. 1995.
12. K.-H. Chen and G.-M. Chiu, "Fault-Tolerant Routing Algorithm for Meshes without Using Virtual Channels," Information Science and Engineering, vol. 14, no. 4, 1998.
13. C.-C. Su and K. G. Shin, "Adaptive Fault-Tolerant Deadlock-Free Routing in Meshes and Hypercubes," IEEE Transactions on Computers, vol. 45, no. 6, 1996.
14. T. T. Ye, L. Benini, and G. D. Micheli, "Packetization and routing analysis of onchip multiprocessor networks," Journal of Systems Architecture: the EUROMICRO Journal, Special issue: Networks on chip. vol. 50. no. 2-3, 2004.
15. M. Li, Q.-A. Zeng, and W.-B. Jone, "DyXY: A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip," in DAC '06: Proceedings of the 43rd annual conference on Design automation, 2006.
16. I.-G. Lee, J. Lee, and S.-C. Park. "Adaptive Routing Scheme for NoC communication architecture," in ICACT '05: Proceedings of the 7th International Conference on Advanced Communication Technology, 2005.
17. J. F. Kurose and K. W. Ross, Computer Networking. A Top-Down Approach Featuring the Internet. Addison Wesley, 2004.