|
Volumn , Issue , 2007, Pages 120-124
|
Lithography for patterning inside through-Si vias
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CLADDING (COATING);
ELECTRON BEAM LITHOGRAPHY;
ELECTRONICS PACKAGING;
GALLIUM ALLOYS;
PHOTORESISTS;
SILICON;
TECHNOLOGY;
CONFORMAL COATINGS;
DIELECTRIC PATTERNING;
GAP DISTANCES;
LITHOGRAPHIC PATTERNING;
PACKAGING TECHNOLOGIES;
RESIST PATTERNING;
RESIST THICKNESSES;
ELECTRONIC EQUIPMENT MANUFACTURE;
|
EID: 50049122694
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/EPTC.2007.4469729 Document Type: Conference Paper |
Times cited : (5)
|
References (9)
|