System level simulation of autonomic SoCs with TAPES

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4934 LNCS, Issue , 2008, Pages 9-22

  Lankes, Andreas ^a   Wild, Thomas ^a   Zeppenfeld, Johannes ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTONOMIC SYSTEMS; COMPUTING SYSTEMS; DEGREES OF FREEDOM; DESIGN PROCESSES; DESIGN TOOLS; INTERNATIONAL CONFERENCES; POWER CONSUMPTION; RUN-TIME; SYSTEM ARCHITECTS; SYSTEM SIMULATORS; SYSTEM-LEVEL SIMULATIONS; SYSTEMS ON CHIPS; WORKING CONDITIONS;

COMPUTER SYSTEMS; PROCESS ENGINEERING;

PROCESS DESIGN;

EID: 49949118318     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-78153-0_3     Document Type: Conference Paper

References (14)

1. Lipsa, G., Herkersdorf, A.: Towards a Framework and a. Design Methodology for Autonomie SoC. In: The 2nd IEEE International Conference on Autonomic Computing (June 2005)
2. Wild, T., Herkersdorf, A., Lee, G.-Y.: TAPES - Trace-based architecture performance evaluation with SystemC. Design Automation for Embedded Systems 10(2-3), 157-179 (2006)
3. Lankes, A., Wild, T., Zeppenfeld, J.: Power Estimation of Time Variant SoCs with TAPES. In: DSD 2007: 10th EUROMICRO Conference on Digital System Design: Architectures, Methods, Tools, EUROMICRO, pp. 261-264 (August 2007)
4. Kephart, J.O., Chess, D.M.: The Vision of Autonomic Computing. Computer 36(1), 41-50 (2003)
5. Brinkschulte, U., Becker, J., Dorfmüller-Ulhaas, K., et al.: CARUSO - Project Goals and Principal Approach. In: Workshop on Organic Computing, GI Jahrestagung, Ulm (September 2004)
6. De Micheli., G.: Robust System Design with Uncertain Information. In: MEMOCODE 2003: Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2003), p. 283. IEEE Computer Society Press. Washington (2003)
7. Gries, M.: Methods for evaluating and covering the design space during early design development. Integr. VLSI J. 38(2), 131-183 (2004)
8. Thiele, L., Wandeler, E.: Performance Analysis of Distributed Embedded Systems. Embedded Systems Handbook (2005)
9. Henia, R., et al.: System level performance analysis - the SymTA/S approach. IEEE Proceedings Computers and Digital Techniques 152(2), 148-166 (2005)
10. Cai, L., Gajski, D.: Transaction level modeling: an overview. In: CODES+ISSS 2003: Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pp. 19-24. ACM Press, New York (2003)
11. SystemC Homepage, www.systemc.org
12. Donlin, A.: Transaction level modeling: flows and use models. In: CODES+ISSS 2004: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pp. 75-80. ACM Press, New York (2004)
13. Paulin, P.G., Pilkington, C., Bensoudane, E.: StepNP: A System-Level Exploration Platform for Network Processors. IEEE Design and Test of Computers 19(6). 17-26 (2002)
14. Ramaswamy, R., Wolf, T.: PacketBench: A tool for workload characterization of network processing. In: IEEE 6th Annual Workshop on Workload Characterization (WWC-6), Austin (October 2003)