A generic standard cell design methodology for differential circuit styles

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 843-848

  Badel, Stéphane ^a   Güleyüpoǧlu, Erdem ^a   Inaç, Özgür ^a   Martinez, Anna Peña ^a   Vietti, Paolo ^a   Gürkaynak, Frank K ^a   Leblebici, Yusuf ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CELL LIBRARIES; CIRCUIT DESIGNS; CIRCUIT TOPOLOGIES; CMOS TECHNOLOGIES; RAPID GENERATION; STANDARD CELLS; STANDARD-CELL DESIGNS; STANDARD-CELL LIBRARIES; SYSTEMATIC APPROACHES;

CELLS; ELECTRIC BATTERIES; ELECTRIC NETWORK TOPOLOGY; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUIT MANUFACTURE; STANDARDS; TESTING;

CYTOLOGY;

EID: 49749114826     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484779     Document Type: Conference Paper

References (11)

1. M. Aliotto and G. Palumbo. Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits. Kluwer Academic Publishers, 2005.
2. E. J. Brauer, I. Hatirnaz, S. Badel, and Y. Leblebici. Viaprogrammable expanded universal logic gate in MCML for structured ASIC applications: circuit design. In Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, May 21-24, 2006.
3. K. M. Chu and D. L. Pulfrey. A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic. IEEE Journal of Solid-State Circuits, 22(4):528-532, Aug. 1987.
4. I. Hatirnaz. A new interconnect-centric design methodology for high-speed standard cells with crosstalk immunity. PhD thesis, Swiss Federal Institute of Technology Lausanne, 2006.
5. M. Mizuno, M. Yamashina, K. Furuta, H. Igura, H. Abiko, K. Okabe, A. Ono, and H. Yamada. A GHz MOS adaptive pipeline technique using MOS current-mode logic. IEEE Journal of Solid-State Circuits, 31(6):784-791, June 1996.
6. P. Ng, P. T. Balsara, and D. Steiss. Performance of CMOS differential circuits. IEEE Journal of Solid-State Circuits, 31(6):841-846, June 1996.
7. F. Regazzoni, S. Badel, T. Eisenbarth, J. Grobschadl, A. Poschmann, Z. Toprak, M. Macchetti, L. Pozzi, C. Paar, Y. Leblebici, and P. Ienne. A simulation-based methodology for evaluating the DPA-resistance of cryptographic functional units with application to CMOS and MCML technologies. In Embedded Computer Systems: Architectures, Modeling and Simulation, 2007. IC-SAMOS 2007. International Conference on, pages 209-214, Samos, Greece, July 16-19, 2007.
8. D. Somasekhar and K. Roy. Differential current switch logic: a low power DCVS logic family. In Solid-State Circuits, IEEE Journal of, volume 31, pages 981-991, Lille, France, July 1996.
9. D. Somasekhar and K. Roy. LVDCSL: a high fan-in, high-performance, low-voltage differentialcurrent switch logic family. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(4):573-577, Dec. 1998.
10. M. Yamashina and H. Yamada. An MOS current mode logic (MCML) circuit for low-power sub-ghz processors. IEICE Transaction on Electronics, E75-C(10):1181-1187, 1992.
11. R. Zimmermann and W. Fichtner. Low-power logic styles: CMOS versus pass-transistor logic. In Solid-State Circuits, IEEE Journal of, volume 32, pages 1079-1090, Neuchatel, Switzerland, July 1997.