LVDCSL: A high fan-in, high-performance, low-voltage differential current switch logic family

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 573-577

  Somasekhar, Dinesh ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

Complementary metal oxide semiconductor (CMOS); Design; Dynamic logic circuit; High performance; Low power dissipation; Low voltage

Indexed keywords

CMOS INTEGRATED CIRCUITS; GATES (TRANSISTOR); INTERFACES (COMPUTER);

DYNAMIC LOGIC CIRCUITS;

SWITCHING CIRCUITS;

EID: 0032290311     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736130     Document Type: Article

References (10)

1. W. Lee, U. Ko, and P. T. Balsara, "A comparative study on CMOS digital circuit families for low-power applications," in Proc. Int. Workshop Low Power Design, 1994, pp. 129-131.
2. K. M. Chu and D. L. Pulfrey, "Comparison of CMOS circuit techniques: Differential cascode voltage switch logic versus conventional logic," IEEE J. Solid-State Circuits, vol. 22, pp. 528-532, Aug. 1987.
3. L. G. Heller, W. R. Griffin, J. W. Davis, and N. G. Thomas, "Cascode voltage switch logic: A differential CMOS logic family," in Proc. IEEE Int. Solid-State Circuits Conf., 1984, pp. 16-17.
4. T. A. Grotjohn and B. Hoefflinger, "Sample-set differential logic (SSDL) for complex high speed VLSI," IEEE J. Solid-State Circuits, vol. 21, pp. 367-369, Apr 1986.
5. S.-L. Lu, "Implementation of iterative networks with CMOS differential logic," IEEE J. Solid-State Circuits, vol. 23, pp. 1013-1017, Aug 1988.
6. W. Chung-Yu and C. Kuo-Hsing, "Latched CMOS differential logic (LCDL) for complex high-speed VLSI," IEEE J. Solid-State Circuits, vol. 26, pp. 1324-1328, Sept. 1991.
7. L. Shih-Lien and L. M. D. Ercegovac, "Evaluation of two-summand adders implemented in ECDL CMOS differential logic," IEEE J. Solid-State Circuits, vol. 26, pp. 1152-1160, Aug. 1991.
8. N. Kanopoulos et al., "Design of self-checking circuits using DCVS logic: A case study," IEEE Trans. Comput., vol. 41, pp. 891-896, July 1992.
9. N. Kanopoulos and J. H. Carabetta, "Design and implementation of a totally self-checking 16 multiplied by 16 bit array multiplier," Integration, The VLSI J., vol. 14, no. 2, pp. 215-228, Dec 1992.
10. D. Somasekhar and K. Roy, "Differential current switch logic: A low power DCVS logic family," IEEE J. Solid-State Circuits, vol. 31, pp. 981-991, July 1996.