Total power optimization combining placement, sizing and multi-Vt through slack distribution management

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 352-357

  Luo, Tao ^a   Newmark, David ^b   Pan, David Z ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN AUTOMATION CONFERENCE; DESIGN CONSTRAINTS; DISTRIBUTION MANAGEMENT; GATE SIZING; GEOMETRIC PROGRAMMING; IC DESIGNS; PERFORMANCE CONSTRAINTS; POWER DISSIPATIONS; POWER REDUCTIONS; SHORT-CIRCUIT POWER; SOUTH PACIFIC; TECHNOLOGY SCALING; TOTAL POWER;

COMBINES; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CURRENTS; ELECTRIC FAULT LOCATION; GATES (TRANSISTOR); INDUSTRIAL ENGINEERING; INTEGRATED CIRCUIT LAYOUT; LIMITERS; LINEAR PROGRAMMING; LINEARIZATION; NETWORKS (CIRCUITS); OPTIMIZATION;

CONSTRAINED OPTIMIZATION;

EID: 49549083885     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4483973     Document Type: Conference Paper

References (17)

1. J. P. Fishburn and A. E. Dunlop, "TILOS: A posynomial programming approach to transistor sizing," in Proc. ICCAD, Nov. 1985.
2. M. Berkelaar and J. Jess, "Gate sizing in MOS digital circuits with linear programming," in Proc. European Design Automation Conf., pp. 217-221, June 1990.
3. S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S. M. Kang, "An exact solution to the transistor sizing problem for CMOS circuits using convex optimization," IEEE TCAD, 1993.
4. G. Chen, H. Onodera, and K. Tamaru, "An iterative gate sizing approach with accurate delay evaluation," in Proc. ICCAD, pp. 422-427, Nov. 1995.
5. W. Chen, C. Hseih, and M. Pedram, "Simultaneous gate sizing and placement," in IEEE TCAD, pp. 206-214, Feb. 2000.
6. W. Chuang and S. S. Sapatnekar, "Power vs. delay in gate sizing: Conflicting objectives?," in Proc. ICCAD, pp. 463-466, Nov. 1995.
7. S. S. Sapatnekar and W. Chuang, "Power-delay optimizations in gate sizing," ACM Trans. Des. Autom. Electron. Syst., vol. 5, no. 1, pp. 98-114, 2000.
8. B. Halpin, C. Y. R. Chen, and N. Sehgal, "Timing driven placement using physical net constraints," in Proc. DAC, pp. 780-783, 2001.
9. W. Choi and K. Bazargan, "Incremental placement for timing optimization," in Proc. ICCAD, p. 463, 2003.
10. A. Chowdhary and et. al., "How accurately can we model timing in a placement engine?," in Proc. DAC, pp. 801-806, 2005.
11. T. Luo, D. Newmark, and D. Z. Pan, "A new lp based incremental timing driven placement for high performance designs," in Proc. DAC, 2006.
12. W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," Journal of Applied Physics, vol. 19, pp. 55-63, Jan. 1948.
13. T. Kong, "A novel net weighting algorithm for timing-driven placement," in Proc. ICCAD, pp. 172-176, 2002.
14. C. Chu and D. Wong, "Vlsi circuit performance optimization by geometric programming," in Annals of Operations Research, pp. 105:37-60, 2001.
15. S. P. Boyd and S. J. Kim, "Geometric programming for circuit optimization," in Proc. ISPD, 2005.
16. S. P. Boyd, S. J. Kim, L. Vandenberghe, and A. Hassibi, "A totorial on geometric programming," Technical Report, ISL, Electrical Engineering Department, Stanford University, 2004.
17. MOSEK, "http://www.mosek.com," 2005.