A single supply level shifter for multi-voltage systems

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2006, Issue , 2006, Pages 557-560

  Khan, Qadeer A ^a   Wadhwa, Sanjay K ^a   Misri, Kulbhushan ^a  

^a Freescale Semiconductor India Pvt Ltd   (India)

Author keywords

[No Author keywords available]

Indexed keywords

LAYOUT CONGESTION; LEVEL SHIFTER CIRCUITS; MULTI VOLTAGE SYSTEMS; SINGLE POWER SUPPLY;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; POWER SUPPLY CIRCUITS;

SHIFT REGISTERS;

EID: 33748526855     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2006.24     Document Type: Conference Paper

References (7)

1. Chabini, N.; Chabini, L; Aboulhamid, E.M.; Savaria, Y.; "Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 22, Issue 3, March 2003 Page(s):346-351.
2. Jui-Ming Chang; Pedram, M.; "Energy minimization using multiple supply voltages", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 5, Issue 4, Dec. 1997 Page(s):436-443.
3. Shang-Jyh Shieh; Jinn-Shyan Wang; "Design of low-power domino circuits using multiple supply voltages", The 8th IEEE International Conference on Electronics, Circuits and Systems, 2001. ICECS 2001. Volume 2, 2-5 Sept. 2001 Page(s):711-714 vol.2
4. Tan, S.C.; Sun, X.W.; "Low power CMOS level shifters by bootstrapping technique", Electronics Letters, Volume: 38, Issue: 16, 1 Aug 2002, Pages:876-878.
5. Wen-Tai Wang; Ming-Dou Ker; Mi-Chang Chiang; Chung-Hui Chen; "Level shifters for high-speed 1 V to 3.3 V interfaces in a 0.13um Cu-interconnection/ low-k CMOS technology", International Symposium on VLSI Technology, Systems, and Applications, 18-20 April 2001, Pages:307-310.
6. Kulkarni, S.H.; Sylvester, D.; "High performance level conversion for dual VDD design", IEEE Transactions on Very Large Scale Integration (VLSI) SystemsVolume 12, Issue 9, Sept. 2004 Page(s):926-936.
7. Puri, R.; Stok, L.; Cohn, J.; Kung, D.; Pan, D.; Sylvester, D.; Srivastava, A.; Kulkarni, S.; "Pushing ASIC performance in a power envelope", Proceedings of Design Automation Conference, 2-6 June 2003, Pages: 788-793.