MT-ADRES: Multi-threading on coarse-grained reconfigurable architecture

International Journal of Electronics

Volumn 95, Issue 7, 2008, Pages 761-776

  Wu, Kehuai ^a   Kanstein, Andreas ^b   Madsen, Jan ^a   Berekovic, Mladen ^b  

^a TECHNICAL UNIVERSITY OF DENMARK   (Denmark)

^b IMEC   (Belgium)

Author keywords

Methodology; Multi threading

Indexed keywords

ARCHITECTURE; INTEGRATED CIRCUITS; MOTION PICTURE EXPERTS GROUP STANDARDS; TELLURIC PROSPECTING;

ARCHITECTURE FOR DYNAMICALLY RECONFIGURABLE EMBEDDED SYSTEMS; COARSE-GRAINED; FUNCTIONAL UNITS; INSTRUCTION-LEVEL PARALLELISM; INTERCONNECTED ARRAYS; METHODOLOGY; MULTI CORES; MULTI-THREADED; MULTI-THREADING; RE-CONFIGURABLE ARCHITECTURE; RECONFIGURABLE HARDWARE; REGISTER FILES; SEQUENTIAL CODES; THREAD-LEVEL PARALLELISM;

EMBEDDED SYSTEMS;

EID: 49149131310     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/00207210802213930     Document Type: Conference Paper

References (14)

1. Akkary, H., and Driscoll, M.A. (1998), "A Dynamic Multi-threading Processor," in 31st Annual ACM/IEEE International Symposium on Microarchitecture. MICRO-31. Proceedings 30 November-2 December, pp. 226-236.
2. Amdahl, G.M. (1967), "Validity of the Single Processor Approach to Achieve Large-scale Computing Capabilities," in Proceedings in AFIPS Spring Joint Computer Conference 30, pp. 483-485.
3. Burger, D., Keckler, S.W., and McKinley, K.S. (2004), "Scaling to the end of Silicon with EDGE Architectures," IEEE Computer, 37, 44-55.
4. Capitanio, A., Dutt, N., and Nicolau, A. (1992), "Partitioned Register Files for VLIWs: A Preliminary Analysis of Tradeoffs," in The 25th Annual International Symposium on Microarchitecture. Portland, OR, USA, pp. 292-300.
5. Dimond, R., Mencer, O., and Luk, W. (2005), "CUSTARD - a Customisable Threaded FPGA Soft Processor and Tools," in International Conference on Field Programmable Logic and Applications, Tempere, Finland, August 24-26, pp. 1-6.
6. Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L., and Tullsen, D.M. (1997), "Simultaneous Multi-threading: A Platform for Next-Generation Processors," Micro IEEE, 17, 12-19.
7. Iwata, E., and Olukotun, K. (1998), "Exploiting Coarse-Grain Parallelism in the MPEG-2 Algorithm," Stanford University Computer Systems Lab Technical Report CSL-TR-98-771, September.
8. Mei, B., Vernalde, S., Verkest, D., Man, H.D., and Lauwereins, R. (2002), "ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix," in International Conference on Field Programmable Technology, Hong Kong, December, pp. 166-173.
9. Mei, B., Vernalde, S., Verkest, D., Man, H.D., and Lauwereins, R. (2003), "DRESC: A Retargetable Compiler for Coarse-Grained Reconfigurable Architectures," 12th International Conference on Field Programmable Logic and Applications, FPL 2002, Montpellier, France.
10. Mei, B. (2005), "A Coarse-grained Reconfigurable Architecture Template and its Compilation Techniques," Ph.D. thesis, IMEC, Belgium.
11. Mei, B., Kim, S., and Pasko, R. (2006), "A New Multi-Bank Memory Organization to Reduce Bank Conflicts in Coarse-Grained Reconfigurable Architectures," IMEC, Technical report.
12. Ozer, E., and Conte, T.M. (2005), "High-Performance and Low-Cost Dual-Thread VLIW Processor Using Weld Architecture Paradigm," IEEE Transactions on Parallel and Distributed Systems, 16, 1132-1142.
13. Uhrig, S., Maier, S., Kuzmanov, G., and Ungerer, T. (2006), "Coupling of a Reconfigurable Architecture and a Multithreaded Processor Core with Integrated Real-Time Scheduling," in International Parallel and Distributed Processing Symposium. IPDPS, April 25-29, p. 4.
14. Zalamea, J., Llosa, J., Ayguade, E., and Valero, M. (2003), "Hierarchical Clustered Register File Organization for VLIW Processors," in International Parallel and Distributed Processing Symposium, Proceedings, April 22-26, p. 10.